

# **Instruction Manual**



**TMS546  
MPC7XX/MPC74XX Microprocessor  
Software Support**

**071-1012-01**

Copyright © Tektronix, Inc. All rights reserved.

Tektronix products are covered by U.S. and foreign patents, issued and pending. Information in this publication supercedes that in all previously published material. Specifications and price change privileges reserved.

Tektronix, Inc., P.O. Box 500, Beaverton, OR 97077

TEKTRONIX and TEK are registered trademarks of Tektronix, Inc.

## **SOFTWARE WARRANTY**

Tektronix warrants that the media on which this software product is furnished and the encoding of the programs on the media will be free from defects in materials and workmanship for a period of three (3) months from the date of shipment. If a medium or encoding proves defective during the warranty period, Tektronix will provide a replacement in exchange for the defective medium. Except as to the media on which this software product is furnished, this software product is provided "as is" without warranty of any kind, either express or implied. Tektronix does not warrant that the functions contained in this software product will meet Customer's requirements or that the operation of the programs will be uninterrupted or error-free.

In order to obtain service under this warranty, Customer must notify Tektronix of the defect before the expiration of the warranty period. If Tektronix is unable to provide a replacement that is free from defects in materials and workmanship within a reasonable time thereafter, Customer may terminate the license for this software product and return this software product and any associated materials for credit or refund.

**THIS WARRANTY IS GIVEN BY TEKTRONIX IN LIEU OF ANY OTHER WARRANTIES, EXPRESS OR IMPLIED. TEKTRONIX AND ITS VENDORS DISCLAIM ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. TEKTRONIX' RESPONSIBILITY TO REPLACE DEFECTIVE MEDIA OR REFUND CUSTOMER'S PAYMENT IS THE SOLE AND EXCLUSIVE REMEDY PROVIDED TO THE CUSTOMER FOR BREACH OF THIS WARRANTY. TEKTRONIX AND ITS VENDORS WILL NOT BE LIABLE FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES IRRESPECTIVE OF WHETHER TEKTRONIX OR THE VENDOR HAS ADVANCE NOTICE OF THE POSSIBILITY OF SUCH DAMAGES.**



# Table of Contents

<b>Preface</b> .....	<b>ix</b>
Manual Conventions .....	ix
Contacting Tektronix .....	x

## Getting Started

Support Package Description .....	1-1
Logic Analyzer Software Compatibility .....	1-2
Logic Analyzer Configuration .....	1-2
Requirements and Restrictions .....	1-3
Timing Display Format .....	1-5
Functionality Not Supported .....	1-8
Functionality Supported but Not Tested .....	1-8
Connecting the Logic Analyzer to a Target System .....	1-9
Labeling P6434 Probes .....	1-10

## Operating Basics

<b>Setting Up the Support</b> .....	<b>2-1</b>
Installing the Support Software .....	2-1
Support Package Setups .....	2-1
Channel Group Definitions .....	2-4
Clocking .....	2-6
Clocking Options .....	2-6
Custom Clocking .....	2-6
<b>Acquiring and Viewing Disassembled Data</b> .....	<b>2-9</b>
Acquiring Data .....	2-9
Signal Acquisition with MPC7410 and MPC7450 Support .....	2-10
60X Bus Mode Description .....	2-10
MPX Bus Mode Description .....	2-12
Signal Acquisition with MPC7410_ALT and MPC7410_QD Support .....	2-14
Viewing Disassembled Data .....	2-14
Hardware Display Format .....	2-15
Software Display Format .....	2-18
Control Flow Display Format .....	2-19
Subroutine Display Format .....	2-20
Changing How Data is Displayed .....	2-21
Optional Display Selections .....	2-22
Micro Specific Fields for MPC7410 Support .....	2-22
Micro Specific Fields for MPC7450 Support .....	2-26
Micro Specific Fields for MPC7410_ALT Support .....	2-29
Micro Specific Fields for MPC7410_QD Support .....	2-33
Marking Cycles .....	2-37
Displaying Exception Labels .....	2-38
Viewing an Example of Disassembled Data .....	2-39

Internal Trace Reconstruction (ITR) .....	2-39
Memory Image (S-record) .....	2-40
Image Reader .....	2-40
Viewing Cache Activity .....	2-40

## Reference

<b>Reference: Symbol and Channel Assignment Tables .....</b>	<b>3-1</b>
Symbol Tables .....	3-1
Symbol Tables for MPC7410 Support .....	3-1
Symbol Tables for MPC7450 Support .....	3-4
Symbol Tables for MPC7410_ALT Support .....	3-8
Symbol Tables for MPC7410_QD Support .....	3-11
Channel Assignment Tables .....	3-15
Channel Assignment for MPC7410 .....	3-15
Channel Assignments for MPC7450 .....	3-21
Channel Assignments for MPC7410_ALT .....	3-28
Channel Assignments for MPC7410_QD .....	3-36
Logic Analyzer Channels not Connected for MPC7410 and MPC7450 Support .....	3-44
Logic Analyzer Channels not Connected for MPC7410_QD Support .....	3-45
Logic Analyzer Channels not Connected for MPC7410_ALT Support .....	3-45
CPU To Mictor Connections .....	3-46
Connections for MPC740/750 .....	3-46
Connections for MPC745/755 .....	3-52
Connections for MPC7400 .....	3-57
Connections for MPC7410 .....	3-62
Connections for MPC7450 .....	3-67
Connections for PPC750CX .....	3-72
Connections for MPC7410_ALT Support .....	3-77
Connections for MPC7410_QD Support .....	3-83

## Specifications

Specification Tables .....	4-1
I/O Voltage Level Difference for MPC7XX processors and MPC74XX processors .....	4-1

## Replaceable Parts List

Parts Ordering Information .....	5-1
Using the Replaceable Parts List .....	5-1

## Index

## List of Figures

<b>Figure 2-1: 60X bus timing diagram</b> .....	<b>2-10</b>
<b>Figure 2-2: Example of Hardware display format</b> .....	<b>2-18</b>
<b>Figure 2-3: Example of Software display format</b> .....	<b>2-19</b>
<b>Figure 2-4: Example of Control Flow display format</b> .....	<b>2-20</b>
<b>Figure 2-5: Example of Subroutine display format</b> .....	<b>2-21</b>
<b>Figure 2-6: Example of Property Page</b> .....	<b>2-43</b>
<b>Figure 2-7: Display showing Fetch Stream</b> .....	<b>2-44</b>
<b>Figure 2-8: Display showing Memory Image</b> .....	<b>2-45</b>

## List of Tables

<b>Table 2-1: MPC7410 group names</b> .....	2-4
<b>Table 2-2: MPC7450 group names</b> .....	2-5
<b>Table 2-3: MPC7410_ALT group names</b> .....	2-5
<b>Table 2-4: MPC7410_QD group names</b> .....	2-6
<b>Table 2-5: Sample points in 60X bus-mode</b> .....	2-11
<b>Table 2-6: Signal acquisition for MPC7410 60X bus mode</b> .....	2-11
<b>Table 2-7: Sample points in MPX bus mode</b> .....	2-12
<b>Table 2-8: Signal acquisition for MPC7410 MPX bus mode</b> .....	2-13
<b>Table 2-9: Description of special characters in the display</b> .....	2-14
<b>Table 2-10: Cycle type labels for Address sequences and definitions</b> .....	2-15
<b>Table 2-11: Cycle type labels for Data sequences and definitions</b> ..	2-16
<b>Table 2-12: General cycle type labels definitions</b> .....	2-17
<b>Table 2-13: Logic analyzer disassembly display options</b> .....	2-22
<b>Table 2-14: Mark selections and definitions</b> .....	2-38
<b>Table 2-15: Interrupt and exception labels</b> .....	2-38
<b>Table 3-1: MPC7410_Control group symbol table definitions</b> ....	3-1
<b>Table 3-2: MPC7410_Transfer group symbol table definitions</b> ...	3-2
<b>Table 3-3: MPC7410_T_Size group symbol table definitions</b> .....	3-4
<b>Table 3-4: MPC7450_Control group symbol table definitions</b> ....	3-4
<b>Table 3-5: MPC7450_Transfer group symbol table definitions</b> ...	3-6
<b>Table 3-6: MPC7450_T_Size group symbol table definitions</b> .....	3-7
<b>Table 3-7: MPC7410_ALT_Control group symbol table definitions</b> .....	3-8
<b>Table 3-8: MPC7410_ALT_Transfer group symbol table definitions</b> .....	3-9
<b>Table 3-9: MPC7410_ALT_T_Size group symbol table definitions</b> .....	3-10
<b>Table 3-10: MPC7410_QD_Control group symbol table definitions</b> .....	3-11
<b>Table 3-11: MPC7410_QD_Transfer group symbol table definitions</b> .....	3-12
<b>Table 3-12: MPC7410_QD_T_Size group symbol table definitions</b> .....	3-14
<b>Table 3-13: Address group channel assignments for MPC7410</b> ...	3-15



<b>Table 3-14: High_Data group channel assignments for MPC7410</b> .....	<b>3-16</b>
<b>Table 3-15: Low_Data group channel assignments for MPC7410</b> .....	<b>3-17</b>
<b>Table 3-16: Control group channel assignments for MPC7410</b> ....	<b>3-19</b>
<b>Table 3-17: Transfer group channel assignments for MPC7410</b> ...	<b>3-19</b>
<b>Table 3-18: T_Size group channel assignments for MPC7410</b> ....	<b>3-20</b>
<b>Table 3-19: Misc group channel assignments for MPC7410</b> .....	<b>3-20</b>
<b>Table 3-20: DTI group channel assignments for MPC7410</b> .....	<b>3-21</b>
<b>Table 3-21: MSB_Addr group channel assignments for MPC7450</b> .....	<b>3-21</b>
<b>Table 3-22: Address group channel assignments for MPC7450</b> .....	<b>3-21</b>
<b>Table 3-23: Low_Data group channel assignments for MPC7450</b> .....	<b>3-23</b>
<b>Table 3-24: High_Data group channel assignments for MPC7450</b> .....	<b>3-24</b>
<b>Table 3-25: Control group channel assignments for MPC7450</b> ....	<b>3-25</b>
<b>Table 3-26: Transfer group channel assignments for MPC7450</b> ...	<b>3-26</b>
<b>Table 3-27: Transfer Size group assignments for MPC7450</b> .....	<b>3-27</b>
<b>Table 3-28: Misc group assignments for MPC7450</b> .....	<b>3-27</b>
<b>Table 3-29: DTI group assignments for MPC7450</b> .....	<b>3-28</b>
<b>Table 3-30: Address group channel assignments for MPC7410_ALT</b> .....	<b>3-28</b>
<b>Table 3-31: High_Data group channel assignments for MPC7410_ALT</b> .....	<b>3-29</b>
<b>Table 3-32: Low_Data group channel assignments for MPC7410_ALT</b> .....	<b>3-31</b>
<b>Table 3-33: Control group channel assignments for MPC7410_ALT</b> .....	<b>3-32</b>
<b>Table 3-34: Transfer group channel assignments for MPC7410_ALT</b> .....	<b>3-33</b>
<b>Table 3-35: Transfer Size group assignments for MPC7410_ALT</b> .....	<b>3-33</b>
<b>Table 3-36: ODT group assignments for MPC7410_ALT</b> .....	<b>3-34</b>
<b>Table 3-37: P0_Signals group assignments for MPC7410_ALT</b> ...	<b>3-34</b>
<b>Table 3-38: P1_Signals group assignments for MPC7410_ALT</b> ...	<b>3-35</b>
<b>Table 3-39: Misc group assignments for MPC7410_ALT</b> .....	<b>3-35</b>
<b>Table 3-40: Address group channel assignments for MPC7410_QD</b> .....	<b>3-36</b>

<b>Table 3-41: High_Data group channel assignments for MPC7410_QD</b>	<b>3-37</b>
<b>Table 3-42: Low_Data group channel assignments for MPC7410_QD</b>	<b>3-38</b>
<b>Table 3-43: Control group channel assignments for MPC7410_QD</b>	<b>3-40</b>
<b>Table 3-44: Transfer group channel assignments for MPC7410_QD</b>	<b>3-41</b>
<b>Table 3-45: Transfer Size group assignments for MPC7410_QD</b>	<b>3-41</b>
<b>Table 3-46: ODT group assignments for MPC7410_QD</b>	<b>3-42</b>
<b>Table 3-47: P0_Signals group assignments for MPC7410_QD</b>	<b>3-42</b>
<b>Table 3-48: P1_Signals group assignments for MPC7410_QD</b>	<b>3-43</b>
<b>Table 3-49: P2_Signals group assignments for MPC7410_QD</b>	<b>3-43</b>
<b>Table 3-50: P3_Signals group assignments for MPC7410_QD</b>	<b>3-44</b>
<b>Table 3-51: Misc group assignments for MPC7410_QD</b>	<b>3-44</b>
<b>Table 3-52: Clock channel assignments</b>	<b>3-45</b>
<b>Table 3-53: Recommended pin assignments for a Mictor connector (component side)</b>	<b>3-46</b>
<b>Table 3-54: CPU to Mictor connections for Mictor A pins for MPC740/750</b>	<b>3-46</b>
<b>Table 3-55: CPU to Mictor connections for Mictor C pins for MPC740/750</b>	<b>3-48</b>
<b>Table 3-56: CPU to Mictor connections for Mictor D pins for MPC740/750</b>	<b>3-49</b>
<b>Table 3-57: CPU to Mictor connections for Mictor E pins for MPC740/750</b>	<b>3-50</b>
<b>Table 3-58: CPU to Mictor connections for Mictor A pins for MPC745/755</b>	<b>3-52</b>
<b>Table 3-59: CPU to Mictor connections for Mictor C pins for MPC745/755</b>	<b>3-53</b>
<b>Table 3-60: CPU to Mictor connections for Mictor D pins for MPC745/755</b>	<b>3-54</b>
<b>Table 3-61: CPU to Mictor connections for Mictor E pins for MPC745/755</b>	<b>3-55</b>
<b>Table 3-62: CPU to Mictor connections for Mictor A pins for MPC7400</b>	<b>3-57</b>
<b>Table 3-63: CPU to Mictor connections for Mictor C pins for MPC7400</b>	<b>3-58</b>
<b>Table 3-64: CPU to Mictor connections for Mictor D pins for MPC7400</b>	<b>3-59</b>

<b>Table 3-65: CPU to Mictor connections for Mictor E pins for MPC7400</b> .....	<b>3-61</b>
<b>Table 3-66: CPU to Mictor connections for Mictor A pins for MPC7410</b> .....	<b>3-62</b>
<b>Table 3-67: CPU to Mictor connections for Mictor C pins for MPC7410</b> .....	<b>3-63</b>
<b>Table 3-68: CPU to Mictor connections for Mictor D pins for MPC7410</b> .....	<b>3-65</b>
<b>Table 3-69: CPU to Mictor connections for Mictor E pins for MPC7410</b> .....	<b>3-66</b>
<b>Table 3-70: CPU to Mictor connections for Mictor A pins for MPC7450</b> .....	<b>3-67</b>
<b>Table 3-71: CPU to Mictor connections for Mictor C pins for MPC7450</b> .....	<b>3-68</b>
<b>Table 3-72: CPU to Mictor connections for Mictor D pins for MPC7450</b> .....	<b>3-70</b>
<b>Table 3-73: CPU to Mictor connections for Mictor E pins for MPC7450</b> .....	<b>3-71</b>
<b>Table 3-74: CPU to Mictor connections for Mictor A pins for PPC750CX</b> .....	<b>3-72</b>
<b>Table 3-75: CPU to Mictor connections for Mictor C pins for PPC750CX</b> .....	<b>3-73</b>
<b>Table 3-76: CPU to Mictor connections for Mictor D pins for PPC750CX</b> .....	<b>3-75</b>
<b>Table 3-77: CPU to Mictor connections for Mictor E pins for PPC750CX</b> .....	<b>3-76</b>
<b>Table 3-78: CPU to Mictor connections for Mictor A pins for MPC7410_ALT</b> .....	<b>3-77</b>
<b>Table 3-79: CPU to Mictor connections for Mictor C pins for MPC7410_ALT</b> .....	<b>3-79</b>
<b>Table 3-80: CPU to Mictor connections for Mictor D pins for MPC7410_ALT</b> .....	<b>3-80</b>
<b>Table 3-81: CPU to Mictor connections for Mictor E pins for MPC7410_ALT</b> .....	<b>3-81</b>
<b>Table 3-82: CPU to Mictor connections for Master Module Mictor A pins for MPC7410_QD</b> .....	<b>3-83</b>
<b>Table 3-83: CPU to Mictor connections for Master Module Mictor C pins for MPC7410_QD</b> .....	<b>3-84</b>
<b>Table 3-84: CPU to Mictor connections for Master Module Mictor D pins for MPC7410_QD</b> .....	<b>3-85</b>
<b>Table 3-85: CPU to Mictor connections for Slave Module Mictor D pins for MPC7410_QD</b> .....	<b>3-87</b>

<b>Table 3-86: CPU to Mictor connections for Slave Module</b>	
<b>Mictor C pins for MPC7410_QD .....</b>	<b>3-88</b>
<b>Table 4-1: Electrical specifications .....</b>	<b>4-1</b>
<b>Table 4-2: I/O voltage level for MPC74XX processors .....</b>	<b>4-1</b>

# Preface

This instruction manual contains specific information about the TMS546 MPC7410 microprocessor support package and is part of a set of information on how to operate this product on compatible Tektronix logic analyzers.

If you are familiar with operating microprocessor support packages on the logic analyzer for which the TMS546 MPC7410 support was purchased, you will probably only need this instruction manual to set up and run the support.

If you are not familiar with operating microprocessor support packages, you will need to supplement this instruction manual with information on basic operations to set up and run the support.

Information on basic operations of microprocessor support packages is included with each product. Each logic analyzer includes basic information that describes how to perform tasks common to support packages on that platform. This information can be in the form of logic analyzer online help, an installation manual, or a user manual.

This manual provides detailed information on the following topics:

- Connecting the logic analyzer to the target system
- Setting up the logic analyzer to acquire data from the target system
- Acquiring and viewing disassembled data

## Manual Conventions

This manual uses the following conventions:

- The term “disassembler” refers to the software that disassembles bus cycles into instruction mnemonics and cycle types.
- The phrase “information on basic operations” refers to logic analyzer online help or a user manual, covering the basic operations of the microprocessor support.
- The term “logic analyzer” refers to the Tektronix logic analyzer for which this product was purchased.

## Contacting Tektronix

<b>Phone</b>	1-800-833-9200*
<b>Address</b>	Tektronix, Inc. Department or name (if known) 14200 SW Karl Braun Drive P.O. Box 500 Beaverton, OR 97077 USA
<b>Web site</b>	<a href="http://www.tektronix.com">www.tektronix.com</a>
<b>Sales support</b>	1-800-833-9200, select option 1*
<b>Service support</b>	1-800-833-9200, select option 2*
<b>Technical support</b>	Email: <a href="mailto:techsupport@tektronix.com">techsupport@tektronix.com</a> 1-800-833-9200, select option 3* 6:00 a.m. - 5:00 p.m. Pacific time

---

\* **This phone number is toll free in North America. After office hours, please leave a voice mail message. Outside North America, contact a Tektronix sales office or distributor; see the Tektronix web site for a list of offices.**



# Getting Started





# Getting Started

This section contains information on the TMS546 MPC7410 microprocessor support, and information on connecting your logic analyzer to your target system.

## Support Package Description

The TMS546 microprocessor support package displays disassembled data from systems based on MPC740/745/750/755/7400/7410/7441/7445/7450/7451/7455, PPC750FX and PPC750CX PowerPC microprocessors. The TMS546 microprocessor support package will install four supports.

- MPC7410 will support MPC740, MPC745, MPC750, MPC755, MPC7400, MPC7441, MPC7445, MPC7410, MPC7450, MPC7451, MPC7455, and PPC750CX, and PPC750FX PowerPCs.
- MPC7450 will support MPC7441, MPC7450, MPC7451, and MPC7455 PowerPCs.
- MPC7410\_ALT will support alternate layout and dual processor disassembly for MPC7400, MPC7410, MPC7441, MPC7445, MPC7450, MPC7451, and MPC7455 PowerPCs.
- MPC7410\_QD will support alternate layout and quad processor disassembly for MPC7400, MPC7410, MPC7441, MPC7445, MPC7450, MPC7451, and MPC7455 PowerPCs.

Contact your Tektronix sales representatives for a current list of supported MPC7XX/74XX processors.

The TMS546 support package has Internal Trace Reconstruction (ITR) feature for all processors, both in 60X and MPX bus modes.

**TMS546 Compatibility.** The TMS546 support package channel assignment is compatible with the earlier Mictor pin assignment for TMS541 PPC7X0 and TMS545 PPC7400 processor supports. If you have an MPC7441/7445/7450/7451/7455 PowerPC board with a TMS541 or TMS545 channel assignment, you get correct disassembly (except for control symbol tables) by loading MPC7410 support and selecting the MPC7450 processor to disassemble.

---

**NOTE.** Refer to *TMS541 and TMS545 Microprocessor Support Instruction Manuals* if your MPC7450 board has TMS541 and TMS545 channel assignments.

---

Refer to information on basic operations to determine how many modules and probes your logic analyzer needs to meet the minimum channel requirements for the TMS546 microprocessor support.

To use this support efficiently, you need the items listed in the information on basic operations in your logic analyzer online help and the following user manuals.

- MPC7450 RISC Microprocessor Family User Manual {Motorola, 12/2001, and Rev 2, MPC7450UM/D}
- PPC750CX RISC Microprocessor User Manual {IBM, 10/2000 and Rev 1.1}
- MPC7410 RISC Microprocessor User Manual {Motorola, 10/2000, and Rev 0, MPC7410UM/D}
- MPC7400 RISC Microprocessor User Manual {Motorola, 3/2000, and Rev 0, MPC7400UM/D}
- MPC750 RISC Microprocessor User Manual {Motorola, 8/1997, and MPC750UM/AD}
- MPC755 RISC Microprocessor User Manual {Motorola, 10/2000, and Rev 0.1, MPC755UM/D}
- Outstanding Data Tenures on the MPX Bus AN2161/d from Motorola.

## Logic Analyzer Software Compatibility

The label on the microprocessor support floppy disk states which version of logic analyzer software this support is compatible with.

## Logic Analyzer Configuration

The TMS546 MPC7410 support allows a choice of required minimum module configurations:

- MPC7410 support requires a minimum of one 136 channel, 200 MHz module
- MPC7450 support requires a minimum of one 136 channel, 200 MHz module

- MPC7410\_ALT support requires a minimum of one 136 channel 200 MHz module
- MPC7410\_QD support requires a minimum of two 102 channel 200 MHz modules in merged configuration

## Requirements and Restrictions

Review electrical specifications in the *Specifications* section in this manual as they pertain to your target system, as well as the following descriptions of other TMS546 MPC7410 support requirements and restrictions.

If the board has the recommended TMS546 MPC7410 support channel assignment, then load MPC7410 support to disassemble the MPC740/745/750/755/7400/7441/7445/7410/7450/7451/7455/PPC750CX/PPC750FX processors.

If the board has the recommended TMS546 MPC7450 support channel assignment, then load MPC7450 support to disassemble the MPC7450/7451/7455/7441/7445 processors.

If the board has recommended TMS546 MPC7410\_ALT support channel assignment, then load the MPC7410\_ALT support to disassemble the MPC7441/7445/7450/7451/7455 processors.

If the board has recommended TMS546 MPC7410\_QD support channel assignment, then load the MPC7410\_QD support to disassemble the MPC7441/7445/7450/7451/7455 processors.

**Hardware Reset.** If a hardware reset occurs in your TMS546 MPC7410 system during an acquisition, the application disassembler might acquire an invalid sample.

**System Clock Rate(SYSCLK).** The TMS546 MPC7410 microprocessor support can acquire data from the TMS546 MPC7410 microprocessor operating at speeds of upto 166 MHz<sup>1</sup>. The TMS546 MPC7410 microprocessor support has been tested to 100 MHz.

**Address Pipeline.** The TMS546 support package is designed to support upto 16-level address pipelining. While acquiring data from systems having pipelining, the acquisition may have data tenures without any corresponding address tenures at the beginning of the acquisition. The disassembler, by default, starts associating the first acquired data tenure with the first acquired address tenure. This may cause wrong disassembly. You have to associate the first acquired

<sup>1</sup> **Specification at time of printing. Contact your Tektronix sales representative for current information on the fastest devices supported.**

address tenure with the correct data tenure. This is done using “Invalid data” marking option. You must mark all the data tenures without any corresponding address as “Invalid data”. Once you associate a address tenure with the correct data tenure, the disassembly adjusts itself for the change in the pipeline depth.

**Setup and Hold Time Adjustments.** You cannot change the setup and hold time for any signal group.

**HID0[IFTT] Bit Setting for TMS546 Support.** When using TMS546 support for MPC7400 and MPC7410 PowerPC the HID0[IFTT] must be set to 1 for a perfect read/fetch indication. In this case, the disassembly uses TT signals for labeling the cycles as Read or Fetch. If you do not set this bit, the disassembly uses heuristic method to decide between Read and Fetch cycles.

**Nonintrusive Acquisition.** Acquiring microprocessor bus cycles is nonintrusive to the target system. That is, the TMS546 MPC7410 does not intercept, modify, or present signals back to the target system.

**Channel Groups.** Channel groups required for clocking and disassembly for TMS546 MPC7410 microprocessor support are as follows:

**MPC7410:**

Address Group, High\_Data Group, Low\_Data Group, Control Group, Transfer Group, T\_Size Group, DTI Group and Misc Group.

**MPC7450:**

MSB\_Addr Group, Address Group, High\_Data Group, Low\_Data Group, Transfer Group, T\_Size Group, Control Group, DTI Group and Misc Group.

**MPC7410\_ALT:**

Address Group, High\_Data Group, Low\_Data Group, TraceAddr Group, Transfer Group, T\_Size Group, Control Group, ODT Group, P0\_Signals Group, P1\_Signals Group, and Misc Group.

**MPC7410\_QD:**

Address Group, High\_Data Group, Low\_Data Group, TraceAddr Group, Transfer Group, T\_Size Group, Control Group, ODT Group, P0\_Signals Group, P1\_Signals Group, P2\_Signals Group, P3\_Signals Group, and Misc Group.

**Disabling the Instruction and Data Cache.** Disabling the instruction cache makes all instruction prefetches visible on the bus so that they can be acquired and displayed disassembled.

Disabling the data cache makes visible on the bus all the loads and stores to memory, including data reads and writes, so that the software can acquire and

display them. To view the cache activity, Internal Trace Reconstruction (ITR) feature of the support must be enabled.

**Viewing Instruction Cache Activity.** To view the instruction cache activity, set the disassembly option “Disassemble based on” to Memory Image. For further details, see the section *Viewing Cache Activity* on page 2-40.

**Memory Image Mode.** In Memory Image Mode, Non-Memory Image (or Fetch Stream) cycles are displayed.

Fetches/Reads	as	Read label corresponding to Transfer Type
Writes	as	Write label corresponding to Transfer Type

## Timing Display Format

A Timing Display Format file is also provided for this support. It sets up the display to show the following waveforms for the TMS546 microprocessor support.

### For MPC7410:

- SYSCLK
- Address
- High\_Data
- Low\_Data
- BR\_
- BG\_
- TS\_
- ABB\_
- AMON\_
- AACK\_
- ARTRY\_
- TBST\_
- DBB\_
- DMON\_
- DBG\_
- TA\_
- TEA\_
- DRTRY\_/DTI[1]
- Control
- T\_Size
- Transfer
- DTI
- Misc

---

**NOTE.** *Address, High\_Data, Low\_Data, Control, T\_Size, Transfer, DTI, and Misc groups are in busform.*

---

**For MPC7450:**

SYSCLK  
MSB\_Addr  
Address  
High\_Data  
Low\_Data  
BR\_  
BG\_  
TS\_  
AMON\_  
AACK\_  
ARTRY\_  
TBST\_  
DMON\_  
DBG\_  
TA\_  
TEA\_  
Control  
T\_Size  
Transfer  
DTI  
Misc

---

**NOTE.** *MSB\_Addr, Address, High\_Data, Low\_Data, Control, T\_Size, Transfer, DTI, and Misc groups are in busform.*

---

**For MPC7410\_ALT:**

SYSCLK  
Address  
High\_Data  
Low\_Data  
Transfer  
T\_Size  
P0\_DRDY\_  
P0\_BG\_  
P1\_DRDY\_  
TS\_  
TBST\_  
P1\_BG\_  
P0\_HIT\_  
AACK\_  
ARTRY\_

P0\_DBG\_  
P0\_DTI0/DBWO\_  
P1\_HIT\_  
TA\_  
TEA\_  
P1\_DTI0/DBWO\_  
P1\_DBG\_  
P0\_Signals  
P1\_Signals  
ODT

---

**NOTE.** *Address, High\_Data, Low\_Data, Transfer, T\_Size, P0\_Signals, P1\_Signals, and ODT groups are displayed in busform.*

---

**For MPC7410\_QD:**

Sample  
SYSCLK  
Address  
High\_Data  
Low\_Data  
Transfer  
T\_Size  
P0\_Signals  
P1\_Signals  
P2\_Signals  
P3\_Signals  
ODT  
P3\_DRDY\_  
P3\_BG\_  
P3\_DBG\_  
P3\_DTI0/DBWO\_  
P3\_HIT\_  
P2\_DRDY\_  
P2\_BG\_  
P2\_DBG\_  
P2\_DTI0/DBWO\_  
P2\_HIT\_  
P0\_DRDY\_  
P0\_BG\_  
P1\_DRDY\_  
TS\_  
TBST\_  
P1\_BG\_  
WT\_  
P0\_HIT\_  
AACK\_

ARTRY\_  
P0\_DBG\_  
P0\_DTI0/DBWO\_  
P1\_HIT\_  
TA\_  
TEA\_  
P1\_DTI0/DBWO\_  
P1\_DBG\_

---

**NOTE.** *Address, High\_Data, Low\_Data, Transfer, T\_Size, P0\_Signals, P1\_Signals, and ODT groups are displayed in busform.*

---

The method of selecting or restoring the Timing Display Format file is different for each platform, and is ignored in this document.

## Functionality Not Supported

**L2 Cache.** L2 cache transactions are not supported by the TMS546 support package.

**Extended Addressing Mode.** Extended addressing mode is not supported by the TMS546 support package, except in the MPC7450 support.

## Functionality Supported but Not Tested

The TMS546 support package supports these functionalities but they are not tested completely:

- 32-bit data bus mode with MPC7X5 processors.
- Disassembly is not tested for MPC740, MPC745, MPC7441, MPC7445, MPC7451, PPC750CX, and PPC750FX PowerPCs.
- MPX bus mode with 74XX processors is not tested for the non-zero value of of the DTI group.

---

**NOTE.** *For latest information on MPX support contact your local Tektronix field office or representative.*

---



- Alternate master disassembly is partially tested.
- Disassembly tested for one-level address pipeline but designed to support 16-level pipeline.

## Connecting the Logic Analyzer to a Target System

You can use the channel probes, clock probes, and leadsets with a commercial test clip (or adapter) to make the connections between the logic analyzer and your target system.

To connect the probes to TMS546 MPC7410 signals in the target system using a test clip, follow the steps:

1. Power off your target system. It is not necessary to power off the logic analyzer.



---

**CAUTION.** *To prevent static damage, handle the microprocessor, probes, and the logic analyzer module in a static-free environment. Static discharge can damage these components.*

*Always wear a grounding wrist strap, heel strap, or similar device while handling the microprocessor.*

---

2. To discharge your stored static electricity, touch the ground connector located on the back of the logic analyzer. If you are using a test clip, touch any of the ground pins on the clip to discharge stored electricity from the test clip.



---

**CAUTION.** *To prevent permanent damage to the pins on the microprocessor, place the target system on a horizontal surface before connecting the test clip.*

---

3. Place the target system on a horizontal, static-free surface.
4. Use Tables 3-13 through 3-52 starting on page 3-15 to connect the channel probes to TMS546 MPC7410 signal pins on the test clip or in the target system.
5. Use leadsets to connect at least one ground lead from each channel and the ground lead from each clock probe to the ground pins on your test clip.

## Labeling P6434 Probes

The TMS546 hardware support package relies on the channel mapping and labeling scheme for the P6434 Probes. Apply labels using the instructions described in the P6434 Probe Instructions manual.



# **Operating Basics**



# Setting Up the Support

This section provides information on how to set up the support and covers the following topics:

- Channel group definitions
- Clocking options

The information in this section is specific to the operations and functions of the TMS546 MPC7410 support on any Tektronix logic analyzer for which the support can be purchased. Information on basic operations describes general tasks and functions.

Before you acquire and display disassembled data, you need to load the support and specify the setups for clocking and triggering as described in the information on basic operations. The support provides default values for each of these setups, but you can change them as needed.

## Installing the Support Software

---

**NOTE.** Before you install any software, it is recommended you verify the microprocessor support software is compatible with the logic analyzer software.

---

To install the TMS546 MPC7410 software on your Tektronix logic analyzer, follow these steps:

1. Insert the floppy disk in the disk drive.
2. Click the Windows Start button, point to Settings, and click Control Panel.
3. In the Control Panel window, double-click Add/Remove Programs.
4. Follow the instructions on the screen for installing the software from the floppy disk.

To remove or uninstall software, follow the above instructions and select Uninstall. You need to close all windows before you uninstall any software.

## Support Package Setups

The TMS546 MPC7410 software installs four support packages. Each support package offers different clocking and display options.

**Acquisition Setup** The TMS546 MPC7410 affects the logic analyzer setup menus (and submenus) by modifying existing fields and adding micro-specific fields.

On the logic analyzer, the TMS546 MPC7410 adds the selection “MPC7410”, “MPC7450”, “MPC7410\_ALT”, and “MPC7410\_QD” to the Load Support Package dialog box, under the File pulldown menu. Once the “TMS546 MPC7410” support is loaded, the “Custom” clocking mode selection in the logic analyzer Module Setup menu is also enabled.

**MPC7410 Setup.** This setup provides disassembly support for the MPC740/750/745/755/7400/7410/7441/7445/7450/7451/7455, PPC750CX, and PPC750FX PowerPC processors.

Disassembly channel groups:

- Sample
- Address
- High\_Data
- Low\_Data
- TraceAddr
- Mnemonics
- Timestamp

Timing channel groups:

- Sample
- Address
- High\_Data
- Low\_Data
- Transfer
- T\_Size
- Control
- DTI
- Misc

**MPC7450 Setup.** MPC7450 setup provides disassembly support for the MPC7441/7445/7450/7451/7455 PowerPC processors.

Disassembly channel groups:

- Sample
- MSB\_Addr
- Address
- High\_Data
- Low\_Data
- TraceAddr
- Mnemonics
- Timestamp

Timing channel groups:

Sample  
Address  
High\_Data  
Low\_Data  
Transfer  
T\_Size  
Control  
DTI  
Misc

**MPC7410\_ALT Setup.** The MPC7410\_ALT setup provides disassembly support for the MPC7400/7410/7441/7445/7450/7451/7455 PowerPC processors.

Disassembly channel groups:

Sample  
Address  
High\_Data  
Low\_Data  
TraceAddr  
Mnemonics  
Timestamp

Timing channel groups:

Sample  
Address  
High\_Data  
Low\_Data  
Transfer  
T\_Size  
Control  
P0\_Signals  
P1\_Signals  
ODT  
Misc

**MPC7410\_QD Setup.** The MPC7410\_QD setup provides disassembly support for the MPC7400/7410/7441/7445/7450/7451/7455 PowerPC processors.

Disassembly channel groups:

Sample  
Address  
High\_Data  
Low\_Data

TraceAddr  
 Mnemonics  
 Timestamp

Timing channel groups:

Sample  
 Address  
 High\_Data  
 Low\_Data  
 Transfer  
 T\_Size  
 Control  
 P0\_Signals  
 P1\_Signals  
 P2\_Signals  
 P3\_Signals  
 ODT  
 Misc

## Channel Group Definitions

The software automatically defines channel groups for the support. The channel groups for the TMS546 MPC7410 support for MPC7410 are Address, High\_Data, Low\_Data, Control, T\_Size, Transfer, DTI, and Misc.

**Table 2-1: MPC7410 group names**

Group name	Display radix
Address	HEX
High_Data	HEX
Low_Data	HEX
TraceAddr	HEX
Mnemonic	NONE (Disassembly generated text)
Transfer	SYM (default OFF)
T_Size	SYM (default OFF)
Control	SYM (default OFF)
DTI	HEX (default OFF)
Misc	HEX (default OFF)



The channel groups for MPC7450 support are MSB\_Addr, Address, High\_Data, Low\_Data, Control, T\_Size, Transfer, DTI, and Misc.

**Table 2-2: MPC7450 group names**

Group name	Display radix
MSB_Addr	HEX
Address	HEX
High_Data	HEX
Low_Data	HEX
TraceAddr	HEX
Mnemonic	NONE (Disassembly generated text)
Transfer	SYM (default OFF)
T_Size	SYM (default OFF)
Control	SYM (default OFF)
DTI	HEX (default OFF)
Misc	HEX (default OFF)

The channel groups for MPC7410\_ALT support are Address, High\_Data, Low\_Data, TraceAddr, Control, T\_Size, Transfer, ODT, P0\_Signals, P1\_Signals, and Misc.

**Table 2-3: MPC7410\_ALT group names**

Group name	Display radix
Address	HEX
High_Data	HEX
Low_Data	HEX
TraceAddr	HEX
Mnemonic	NONE (Disassembly generated text)
Transfer	SYM (default OFF)
T_Size	SYM (default OFF)
Control	SYM (default OFF)
P0_Signals	HEX (default OFF)
P1_Signals	HEX (default OFF)
ODT	HEX (default OFF)
Misc	HEX (default OFF)

The channel groups for MPC7410\_QD support are Address, High\_Data, Low\_Data, TraceAddr, Control, T\_Size, Transfer, ODT, P0\_Signals, P1\_Signals, P2\_Signals, P3\_Signals, and Misc.

**Table 2-4: MPC7410\_QD group names**

Group name	Display radix
Address	HEX
High_Data	HEX
Low_Data	HEX
TraceAddr	HEX
Mnemonic	NONE (Disassembly generated text)
Transfer	SYM (default OFF)
T_Size	SYM (default OFF)
Control	SYM (default OFF)
P0_Signals	HEX (default OFF)
P1_Signals	HEX (default OFF)
P2_Signals	HEX (default OFF)
P3_Signals	HEX (default OFF)
ODT	HEX (default OFF)
Misc	HEX (default OFF)

If you want to know which signal is in which group, refer to the channel assignment tables beginning on page 3-15.

## Clocking

### Clocking Options

The TMS546 support offers a microprocessor-specific clocking mode for the TMS546 MPC7410 microprocessor. This clocking mode is the default selection whenever you load the MPC7410, MPC7450, MPC7410\_ALT, or MPC7410\_QD supports.

Disassembly is not correct with the Internal or External clocking modes. Information on basic operations describes how to use these clock selections for general purpose analysis.

### Custom Clocking

A special clocking program is loaded to the module every time you load the MPC7410, MPC7450, MPC7410\_ALT, or MPC7410\_QD supports. This special clocking is called Custom.

With Custom clocking, the module logs in signals from multiple channel groups at different times when the signals are valid on the TMS546 MPC7410 bus. The module then sends all the logged-in signals to the trigger machine and to the acquisition memory of the module for storage.

**For MPC7410 and MPC7450 Supports.** In Custom clocking, the module clocking state machine (CSM) generates one master sample for each microprocessor bus cycle, no matter how many clock cycles are contained in the bus cycle.

When Custom Clocking is selected, the Custom Clocking options menu has the subtitle MPC7410 or MPC7450 Microprocessor Clocking Support added, and displays the clocking option “PowerPC Clocking Mode”, that allows you to select the following options for both the supports:

**60X .** Select the 60X bus mode operation for the PowerPCs (default).

**MPX.** Select the MPX bus mode operation for the PowerPCs.

**For MPC7410\_ALT and MPC7410\_QD Supports.** In custom clocking, the module clocking state machine (CSM) generates one master sample for every rising edge of the system clock.

The custom clocking option is always set to “Default”.



# Acquiring and Viewing Disassembled Data

This section describes how to acquire data and view it disassembled. The following information covers these topics and tasks:

- Acquiring data
- Viewing disassembled data in various display formats
- Viewing cycle type labels
- Changing the way data is displayed
- Changing disassembled cycles with the mark cycles function

## Acquiring Data

The TMS546 MPC7410 software package installs software support for the following processors.

- MPC7410 support: MPC740, MPC745, MPC750, MPC755, MPC7400, MPC7410, MPC7441, MPC7445, MPC7450, MPC7451, MPC7455, PPC750CX, and PPC750FX processors.
- MPC7450 support: MPC7441, MPC7445, MPC7450, MPC7451, and MPC7455 processors.
- MPC7410\_ALT support: MPC7400, MPC7410, MPC7441, MPC7445, MPC7450, MPC7451, and MPC7455 processors.
- MPC7410\_QD support: MPC7400, MPC7410, MPC7441, MPC7445, MPC7450, MPC7451, and MPC7455 processors.

The TMS546 support has Internal Trace Reconstruction (ITR) feature for all processors, both in 60X and MPX bus mode, for all the supports.

Once you load MPC7410, MPC7450, MPC7410\_ALT or MPC7410\_QD support packages, choose a clocking mode, and specify the trigger, you are ready to acquire and disassemble data.

If you have any problems acquiring data, refer to information on basic operations in your logic analyzer online help or *Appendix A: Error Messages and Disassembly Problems* in the basic operations user manual.

## Signal Acquisition with MPC7410 and MPC7450 Support

This section describes signal acquisition for the MPC7410 and MPC7450 support.

### 60X Bus Mode Description

The following section shows timing diagram and tables that list detail about how you acquire the relevant address, data, and control signals in 60X bus mode.

Figure 2-1 shows the 60X bus mode timing diagram.




Figure 2-1: 60X bus timing diagram

The Custom Clock uses the rising edge of the SYSCLK.

**Delayed signals.** BR<sub>-</sub> and BG<sub>-</sub> are delayed by one clock. Table 2-5 shows the sample points that are used in MPC7410 60X bus mode.

**Table 2-5: Sample points in 60X bus-mode**

Sample point	Signals
Master sample point, M	AACK_, ARTRY_, SHD_/SHD[0], TA_, TS_, TEA_, DRTRY_/DTI[1], AMON_, DMON_, DTI[0], DTI[2], SHD[1], HRESET_, DRDY_
Sample point, DataArbiter	DBG_ =, DBG_, DBWO_
Sample point, AddrAttr	BR_, BG_, ABB_, A32, A33, A34, A35, A3, A2, A1, A0, TT0, TT1, TT2, TT3, TT4, TBST_, TSIZ0, TSIZ1, TSIZ2, GBL_, WT_, CI_
Sample point, DataAttr	DL[0-31], DH[0-31], DBB_

Table 2-6 describes how the signals are stored based on the qualifier signal levels.

**Table 2-6: Signal acquisition for MPC7410 60X bus mode**

Qualifiers	Operation	Signals	Position
TS_ = LOW	Sample AddrAttr and Master	BR_, BG_, ABB_, A32, A33, A34, A35, A3, A2, A1, A0, TT0, TT1, TT2, TT3, TT4, TBST_, TSIZ0, TSIZ1, TSIZ2, GBL_, WT_, CI_ AACK_, ARTRY_, SHD_/SHD[0], TA_, TS_, TEA_, DRTRY_/DTI[1], AMON_, DMON_, DTI[0], DTI[2], SHD[1], HRESET_, DRDY_	Position A
DBB_ = HIGH and ARTRY_ = HIGH	Sample DataArbiter	DBG_ =, DBG_, DBWO_	Position B
TA_ = LOW	Sample DataAttr and Master	DL[0-31], DH[0-31], DBB_, AACK_, ARTRY_, SHD_/SHD[0], TA_, TS_, TEA_, DRTRY_/DTI[1], AMON_, DMON_, DTI[0], DTI[2], SHD[1], HRESET_, DRDY_	Position C
TS_ = LOW and TA_ = LOW	Sample AddrAttr, DataAttr and Master	BR_, BG_, ABB_, A32, A33, A34, A35, A3, A2, A1, A0, TT0, TT1, TT2, TT3, TT4, TBST_, TSIZ0, TSIZ1, TSIZ2, GBL_, WT_, CI_, DL[0-31], DH[0-31], DBB_, AACK_, ARTRY_, SHD_/SHD[0], TA_, TS_, TEA_, DRTRY_/DTI[1], AMON_, DMON_, DTI[0], DTI[2], SHD[1], HRESET_, DRDY_	When address tenure for next transaction starts before the previous data tenure completes (not shown in figure).
AACK_	Sample AddrAttr, DataAttr and Master	BR_, BG_, ABB_, A32, A33, A34, A35, A3, A2, A1, A0, TT0, TT1, TT2, TT3, TT4, TBST_, TSIZ0, TSIZ1, TSIZ2, GBL_, WT_, CI_, DL[0-31], DH[0-31], DBB_, AACK_, ARTRY_, SHD_/SHD[0], TA_, TS_, TEA_, DRTRY_/DTI[1], AMON_, DMON_, DTI[0], DTI[2], SHD[1], HRESET_, DRDY_	Address acknowledge cycle.

**Table 2-6: Signal acquisition for MPC7410 60X bus mode (Cont.)**

Qualifiers	Operation	Signals	Position
ARTRY_	Sample AddrAttr, DataAttr and Master	BR_, BG_, ABB_, A32, A33, A34, A35, A3, A2, A1, A0, TT0, TT1, TT2, TT3, TT4, TBST_, TSIZ0, TSIZ1, TSIZ2, GBL_, WT_, CI_, DL[0-31], DH[0-31], DBB_, AACK_, ARTRY_, SHD_/SHD[0], TA_, TS_, TEA_, DRTRY_/DTI[1], AMON_, DMON_, DTI[0], DTI[2], SHD[1], HRESET_, DRDY_	Address retry operation (not shown in figure)
DRTRY_/DTI[1]_ = LOW	Sample AddrAttr, DataAttr and Master	BR_, BG_, ABB_, A32, A33, A34, A35, A3, A2, A1, A0, TT0, TT1, TT2, TT3, TT4, TBST_, TSIZ0, TSIZ1, TSIZ2, GBL_, WT_, CI_, DL[0-31], DH[0-31], DBB_, AACK_, ARTRY_, SHD_/SHD[0], TA_, TS_, TEA_, DRTRY_/DTI[1], AMON_, DMON_, DTI[0], DTI[2], SHD[1], HRESET_, DRDY_	Data retry operation (not shown in figure)
TEA_ = LOW	Sample AddrAttr, DataAttr and Master	BR_, BG_, ABB_, A32, A33, A34, A35, A3, A2, A1, A0, TT0, TT1, TT2, TT3, TT4, TBST_, TSIZ0, TSIZ1, TSIZ2, GBL_, WT_, CI_, DL[0-31], DH[0-31], DBB_, AACK_, ARTRY_, SHD_/SHD[0], TA_, TS_, TEA_, DRTRY_/DTI[1], AMON_, DMON_, DTI[0], DTI[2], SHD[1], HRESET_, DRDY_	Transfer error operation Position D

**MPX Bus Mode Description**

The following section shows tables that list details about how you acquire the relevant address, data, and control signals in MPX bus mode. A complete MPX bus timing diagram was not available at the time of printing.

The Custom clocking uses the rising edge of the SYSCLK.

**Delayed Signals.** BR\_ and BG\_ signals are delayed by one clock.

Table 2-7 shows the sample points, that are used in MPC7410 MPX bus mode.

**Table 2-7: Sample points in MPX bus mode**

Sample point	Signals
Master sample point, M	AACK_, ARTRY_, SHD_/SHD[0], TA_, TS_, TEA_, DRTRY_/DTI[1], AMON_, DMON_, SHD[1], HRESET_, DRDY_
Sample point, DataArbiter	DBG_ =, DBG_, DBWO_, DTI[0], DRTRY_/DTI[1], DTI[2], DTI[3]
Sample point, AddrAttr	BR_, BG_, ABB_, A32, A33, A34, A35, A3, A2, A1, A0, TT0, TT1, TT2, TT3, TT4, TBST_, TSIZ0, TSIZ1, TSIZ2, GBL_, WT_, CI_
Sample point, DataAttr	DL[0-31], DH[0-31], DBB_



Table 2-8 describes how the signals are stored based on the qualifier signal levels.

**Table 2-8: Signal acquisition for MPC7410 MPX bus mode**

Qualifiers	Operation	Signals	Position
TS_ = LOW	Sample AddrAttr and Master	BR_, BG_, ABB_, A32, A33, A34, A35, A3, A2, A1, A0, TT0, TT1, TT2, TT3, TT4, TBST_, TSIZ0, TSIZ1, TSIZ2, GBL_, WT_, CI_, AACK_, ARTRY_, SHD_/SHD[0], TA_, TS_, TEA_, DRTRY_/DTI[1], AMON_, DMON_, DTI[0], DTI[2], SHD[1], HRESET_, DRDY_.	
DBG_ = HIGH and ARTRY_ = HIGH	Sample DataArbiter	DBG_ =, DBG_, DBWO_, DTI[0], DRTRY_/DTI[1], DTI[2], DTI[3]	
TA_ = LOW	Sample DataAttr and Master	DL[0-31], DH[0-31], DBB_, AACK_, ARTRY_, SHD_/SHD[0], TA_, TS_, TEA_, DRTRY_/DTI[1], AMON_, DMON_, DTI[0], DTI[2], SHD[1], HRESET_, DRDY_.	
TS_ = LOW and TA_ = LOW	Sample AddrAttr, DataAttr and Master	BR_, BG_, ABB_, A32, A33, A34, A35, A3, A2, A1, A0, TT0, TT1, TT2, TT3, TT4, TBST_, TSIZ0, TSIZ1, TSIZ2, GBL_, WT_, CI_, DL[0-31], DH[0-31], DBB_, AACK_, ARTRY_, SHD_/SHD[0], TA_, TS_, TEA_, DRTRY_/DTI[1], AMON_, DMON_, DTI[0], DTI[2], SHD[1], HRESET_, DRDY_.	
AACK_	Sample AddrAttr, DataAttr and Master	BR_, BG_, ABB_, A32, A33, A34, A35, A3, A2, A1, A0, TT0, TT1, TT2, TT3, TT4, TBST_, TSIZ0, TSIZ1, TSIZ2, GBL_, WT_, CI_, DL[0-31], DH[0-31], DBB_, AACK_, ARTRY_, SHD_/SHD[0], TA_, TS_, TEA_, DRTRY_/DTI[1], AMON_, DMON_, DTI[0], DTI[2], SHD[1], HRESET_, DRDY_.	
ARTRY_	Sample AddrAttr, DataAttr and Master	BR_, BG_, ABB_, A32, A33, A34, A35, A3, A2, A1, A0, TT0, TT1, TT2, TT3, TT4, TBST_, TSIZ0, TSIZ1, TSIZ2, GBL_, WT_, CI_, DL[0-31], DH[0-31], DBB_, AACK_, ARTRY_, SHD_/SHD[0], TA_, TS_, TEA_, DRTRY_/DTI[1], AMON_, DMON_, DTI[0], DTI[2], SHD[1], HRESET_, DRDY_.	
DRDY_ = LOW	Sample AddrAttr, DataAttr and Master	BR_, BG_, ABB_, A32, A33, A34, A35, A3, A2, A1, A0, TT0, TT1, TT2, TT3, TT4, TBST_, TSIZ0, TSIZ1, TSIZ2, GBL_, WT_, CI_, DL[0-31], DH[0-31], DBB_, AACK_, ARTRY_, SHD_/SHD[0], TA_, TS_, TEA_, DRTRY_/DTI[1], AMON_, DMON_, DTI[0], DTI[2], SHD[1], HRESET_, DRDY_.	
TEA_ = LOW	Sample AddrAttr, DataAttr and Master	BR_, BG_, ABB_, A32, A33, A34, A35, A3, A2, A1, A0, TT0, TT1, TT2, TT3, TT4, TBST_, TSIZ0, TSIZ1, TSIZ2, GBL_, WT_, CI_, DL[0-31], DH[0-31], DBB_, AACK_, ARTRY_, SHD_/SHD[0], TA_, TS_, TEA_, DRTRY_/DTI[1], AMON_, DMON_, DTI[0], DTI[2], SHD[1], HRESET_, DRDY_.	

## Signal Acquisition with MPC7410\_ALT and MPC7410\_QD Support

This section describes signal acquisition for the MPC7410\_ALT and MPC7410\_QD support.

No delayed signals are used in these supports. In custom clocking, the module clocking state machine (CSM) generates one master sample for every rising edge of the system clock. All signals are acquired at this master sample point.

## Viewing Disassembled Data

You can view disassembled data in four display formats: Hardware, Software, Control Flow, and Subroutine. The information on basic operations describes how to select the disassembly display formats.

---

**NOTE.** *Selections in the Disassembly property page (the Disassembly Format Definition overlay) must be set correctly for your acquired data to be disassembled correctly. Refer to Changing How Data is Displayed on page 2-21.*

---

For MPC7410, the default display format shows the Address, High\_Data, Low\_Data, and TraceAddr channel group values for each sample of acquired data.

For MPC7450, the default display format shows the MSB\_Addr, Address, High\_Data, Low\_Data, and TraceAddr channel group values for each sample of acquired data.

For the MPC7410\_ALT and MPC7410\_QD supports, the default display format shows Address, High\_Data, Low\_Data, TraceAddr channel group values for each sample of acquired data.

If a channel group is not visible, you must use Add Column or Ctrl+L to make the group visible.

The disassembler displays special characters and strings in the instruction mnemonics to indicate significant events. Table 2-9 shows these special characters and strings and gives a definition of what they represent.

**Table 2-9: Description of special characters in the display**

Character or string displayed	Description
>>	The instruction was manually marked
****	Indicates there is insufficient data available for complete disassembly of the instruction; the number of asterisks indicates the width of the data that is unavailable. Every two asterisks represent one byte.

**Table 2-9: Description of special characters in the display (cont.)**

Character or string displayed	Description
#	Indicates an immediate value
>	Insufficient room on the screen to show all available data.
t	Indicates the given number is in decimal. Example: #12t (for 0xC in hexadecimal)

**Hardware Display Format**

In Hardware display format, all valid opcode fetch bus cycles will be disassembled and displayed. Noninstruction bus cycles will be displayed with the appropriate Cycle Type label. In Hardware display format, the disassembler displays certain cycle type labels in parentheses.

Table 2-10 the cycle type labels and definitions for Address sequences.

**Table 2-10: Cycle type labels for Address sequences and definitions**

Cycle type label	Definition
( Address )	Address cycle with selected processor
( Address only-clean block )	Address only cycle
( Address only-flush block )	Address only cycle
( Address only-sync )	Address only cycle
( Address only-kill block )	Address only cycle
( Address only-eieio )	Address only cycle
( Address only-tlb invalidate )	Address only cycle
( Address only-lwarx )	Address only cycle
( Address only-tlbsync )	Address only cycle
( Address only-icbi )	Address only cycle
( Address only-reserved )	Address only cycle
( Address retry )	Address retry cycle for selected master
( Alt address )	Alternate master address cycle
( Alt address retry )	Alternate master address retry cycle
( Alt address acknowledge )	Alternate master address acknowledge cycle
( Address acknowledge )	Address acknowledge cycle for selected master

Table 2-11 shows the cycle type labels and definitions for Data sequences.

**Table 2-11: Cycle type labels for Data sequences and definitions**

<b>Cycle type label</b>	<b>Definition</b>
( External-control-word-write )	External control word write operation
( External-control-word-read )	External control word read operation
( Write-with-flush )	Write with flush operation
( Write-with-kill )	Write with kill operation
( Read )	Data read cycle
( Read-with-intent-to-modify )	Read with intent to modify operation
( Write-with-flush-atomic )	Write with flush atomic operation
( Read-atomic )	Read atomic operation
( Read-with-intent-to-modify-atomic )	Read with intent to modify atomic operation
( Read-with-no-intent-to-cache )	Read with no intent to cache
( Read-claim)	Read claim operation
( Reserved-transfer-type )	Reserved transfer type
( Flush )	Flush cycle because of change in execution flow
( Data only )	Data only cycle
( Alt data )	Alternate master data. This is applicable when the number of processors used is 'Greater than 2'.
( Transfer error )	Data error cycle for selected master
( Alt Transfer Error )	Alternate data error
( Data retry )	Data retry cycle for selected master
( Alt Data retry )	Alternate master data retry cycle
( Cache line fill )	In a 32-byte burst transaction, the disassembly displays information only for critical words. The other data beats for that transaction are displayed as cache line fills.
( Alt Cache line fill )	Cache line fill labels displayed if alternate master is selected.
( Data Invalid )	This label is displayed when an address retry has occurred and Data for that address still appears. Those Data cycles are labeled as Data Invalid for selected master.
( Alt Data Invalid )	Data Invalid labels displayed if alternate master is selected.

Table 2-12 shows General cycle type labels and definitions.

**Table 2-12: General cycle type labels definitions**

Cycle type label	Definition
( System reset )	System reset cycle
( Unknown )	Unknown cycle
( Word \$Hexvalue )	This label is displayed if the cycle is identified as a Fetch but the Opcode is Invalid. the Hexvalue following the \$ symbol gives the value of the Opcode.
***Un-associated data***	This label is displayed when there is no address to associate for a data beat (because of incomplete acquisition of the complete cycle) or when the address is retried and data tenure already started. Refer to the following section on Address Pipelining for more details.
( Idle cycle )	Processor idle cycle

**Address Pipelining.** TMS546 is designed to support up to 16-level address pipeline. The disassembler, by default, starts associating first acquired address tenure with first acquired data tenure. But if the system is doing address pipelining, and if the all the address tenures were not acquired in the refmem (at start of refmem) then there will be data tenures without address tenure to associate. Such data tenures are labeled as “\*\*\* Un-associated data \*\*\*” in the disassembly. When you find this label in the acquisition, it means that all the data tenure previous to this sample are associated with wrong address tenure. To get correct address associated data tenure, use the marking option “Invalid data” provided. You must mark all the data tenures which are associated with wrong address tenures at the start of the acquisition as “Invalid data”. Once you associate an address tenure with the correct data tenure, the disassembly adjusts itself for the change in the pipeline depth.

Figure 2-2 displays an example of data in the Hardware Display format.

Sample	MPC7410 Address	MPC7410 High_Data	MPC7410 Low_Data	MPC7410 TraceAddr	MPC7410 Mnemonics	Timestamp
519	000601D8	3C200000	-----	000601D8	addis r1,r0,#0	61.500 ns
520	000601DC	-----	4C00E2C	000601DC	isync	31.000 ns
521	000601E0	-----	-----	-----	{ Address }	10.000 ns
522	000601E0	3C200000	-----	000601E0	{ Address acknowledge }	61.500 ns
523	000601E4	-----	480601EE	000601E4	{ Flush }	30.500 ns
524	000601E0	-----	-----	-----	{ Address }	10.500 ns
525	000601E4	3C200000	-----	000601E0	{ Address acknowledge }	61.500 ns
526	000601E4	-----	480601EE	000601E4	lba 000601EC	30.500 ns
527	000601E8	-----	-----	-----	{ Address }	10.500 ns
528	000601E8	3C200000	-----	000601E8	{ Address acknowledge }	61.500 ns
529	000601EC	-----	3C200000	000601EC	addis r1,r0,#0	30.500 ns
530	000601E8	-----	-----	-----	{ Address }	10.500 ns
531	000601E8	3C200000	-----	000601E8	{ Address acknowledge }	61.500 ns
532	000601EC	-----	3C200000	000601EC	addis r1,r0,#0	61.500 ns
533	000601F0	-----	-----	-----	{ Address }	31.000 ns
534	000601F0	7C0006AC	-----	000601F0	{ Address acknowledge }	10.000 ns
535	000601F4	-----	3C200000	000601F0	steto	62.000 ns
536	000601F8	-----	-----	-----	addis r1,r0,#0	30.500 ns
537	000601F8	-----	-----	-----	{ Address }	10.500 ns
538	000601F8	48000000	-----	-----	{ Address acknowledge }	20.500 ns
539	000601FC	-----	3C200000	000601F8	{ Address only - steto }	41.000 ns
540	00060200	-----	-----	-----	bl 00060204	10.000 ns
541	00060200	-----	-----	-----	{ Flush }	31.000 ns
542	00060200	3C200000	-----	00060200	{ Address acknowledge }	10.000 ns
543	00060204	-----	3C200000	00060204	{ Address }	62.000 ns
544	00060200	-----	-----	-----	addis r1,r0,#0	30.500 ns
545	00060200	3C200000	-----	00060200	{ Address }	10.500 ns
546	00060204	-----	3C200000	00060204	{ Address acknowledge }	61.500 ns
547	00060204	-----	-----	-----	addis r1,r0,#0	30.500 ns

Figure 2-2: Example of Hardware display format

**Software Display Format**

The Software display format shows only the first opcode fetch of executed instructions. Flushed cycles and extensions are not displayed, even though they are part of the executed instruction. Data reads and writes are not displayed.

Any ‘special’ cycles that are described as displayed in Control Flow Display or Subroutine Display Formats are displayed.

Figure 2-3 displays an example of data in the Software Display format.




Figure 2-3: Example of Software display format

**Control Flow Display Format**

The Control Flow display format shows only the first opcode fetch of instructions that cause a branch in the addressing.

Instructions that unconditionally generate a change in the flow of control in the TMS546 MPC7410 microprocessor are as follows:

- b target           ba target
- bl target          bla target
- sc                 rfi

Instructions that might conditionally generate a change in the flow of control in the TMS546 MPC7410 microprocessor are as follows:

bc BO,BI,target	bca BO,BI,target
bcl BO,BI,target	bcla BO,BI,target
bclr BO,BI	bclrl BO,BI
bctr BO,BI	bctrl BO,BI
isync	tw
twi	

Figure 2-4 displays an example of data in the Control Flow data format.

Sample	MPC7410 Address	MPC7410 High_Data	MPC7410 Low_Data	MPC7410 TraceAddress	MPC7410 Mnemonics	Timestamp
14326	000058E2	-----	4E800020	000058E2	bcTr 20,0	3.051,500 us
14337	00004D34	-----	48000829	00004D34	b1 0000585C	307,500 ns
14350	00004D4C	-----	48000931	00004D4C	b1 0000567C	328,500 ns
14493	00005714	-----	4E800020	00005714	bcTr 20,0	3.977,000 us
14517	00004D64	-----	480009BD	00004D64	b1 00005720	788,500 ns
14541	00005730	40B20128	-----	00005730	bc 4,2,00005858	685,500 ns
14554	00005858	4E800020	-----	00005858	bcTr 20,0	327,500 ns
14565	00004D64	-----	480009BD	00004D64	b1 00005720	306,500 ns
14578	00004D7C	-----	4800025D	00004D7C	b1 00004FD8	327,000 ns
14983	00005248	48000430	-----	00005248	b 00005678	11.652,500 us
15005	000052B0	480003C8	-----	000052B0	b 00005678	709,500 ns
15015	000052CC	-----	40B20158	000052CC	bc 4,2,00005474	328,500 ns
15029	00005434	-----	40B20128	00005434	bc 4,2,0000555C	463,000 ns
15226	00005678	4E800020	-----	00005678	bcTr 20,0	5.462,500 us
15249	00004D90	4E800020	-----	00004D90	bcTr 20,0	681,500 ns
15257	00004C90	48000081	-----	00004C90	b1 00004D10	247,500 ns
15264	00004CA8	4800029D	-----	00004CA8	b1 00004F44	350,500 ns
15286	00004F68	48000989	-----	00004F68	b1 00005BF0	557,000 ns
15497	00005A60	48000368	-----	00005A60	b 00005DC8	6.276,000 us
15506	00005A74	-----	40B20050	00005A74	bc 4,2,000054C4	318,000 ns
15522	00005ADC	-----	40B20120	00005ADC	bc 4,2,00005BFC	482,000 ns
15549	00005CE8	480000E0	-----	00005CE8	b 00005DC8	778,500 ns
15704	00005DC4	-----	48000004	00005DC4	b 00005DC8	5.051,500 us
15903	00005ED4	-----	4E800020	00005ED4	bcTr 20,0	6.663,000 us
15912	00004F68	48000989	-----	00004F68	b1 00005BF0	267,000 ns
15924	00004F90	48000F59	-----	00004F90	b1 00005EE8	297,500 ns
16091	00005F70	4E800020	-----	00005F70	bcTr 20,0	4.962,000 us
16097	00004F80	48000F59	-----	00004F80	b1 00005ED8	216,000 ns
16104	00004F98	48000FE9	-----	00004F98	b1 00005F80	165,000 ns
16121	00005F90	40B20128	-----	00005F90	bc 4,2,00006088	576,000 ns
16128	00006088	4E800020	-----	00006088	bcTr 20,0	226,500 ns
16134	00004F98	48000FE9	-----	00004F98	b1 00005F80	216,500 ns
16146	00004FB0	4800110D	-----	00004FB0	b1 0000608C	299,000 ns
16319	00006160	4E800020	-----	00006160	bcTr 20,0	5.178,500 us
16325	00004FB0	4800110D	-----	00004FB0	b1 0000608C	216,500 ns
16343	00004FD4	-----	4E800020	00004FD4	bcTr 20,0	638,000 ns

Figure 2-4: Example of Control Flow display format

### Subroutine Display Format

The Subroutine display format shows only the first opcode fetch of the subroutine call and return instructions. It displays conditional subroutine calls if they are considered to be taken.

Instructions that unconditionally generate a subroutine call or a return in the TMS546 MPC7410 microprocessor are as follows:

sc	rfi
----	-----



Instructions that conditionally generate a subroutine call or a return in the TMS546 MPC7410 microprocessor are as follows:

```
isync          tw          twi
```

Figure 2-5 displays an example of data in the Subroutine Display format.

Sample	MPC7410 Address	MPC7410 High_Data	MPC7410 Low_Data	MPC7410 TraceAddr	MPC7410 Mnemonics	Timestamp
211522	00061E68	4C00012C	-----	00061E68	isync	452.500 ns
211534	00061E70	4C00012C	-----	00061E70	isync	453.500 ns
211546	00061E78	4C00012C	-----	00061E78	isync	453.500 ns
211558	00061E80	4C00012C	-----	00061E80	isync	453.500 ns
211570	00061E88	4C00012C	-----	00061E88	isync	454.000 ns
211582	00061E90	4C00012C	-----	00061E90	isync	630.000 ns
211594	00061E98	4C00012C	-----	00061E98	isync	454.500 ns
211606	00061EA0	4C00012C	-----	00061EA0	isync	454.500 ns
213317	00000000	-----	-----	-----	( Reserved )	53.378,500 us
213496	00000100	-----	-----	-----	( System reset )	2.957,500 us
213518	00000100	-----	-----	-----	( System reset )	339.000 ns
213541	00000100	-----	-----	-----	( System reset )	391.000 ns
213720	00000200	-----	-----	-----	( Machine check exception )	3.034,500 us
213742	00000200	-----	-----	-----	( Machine check exception )	340.000 ns
213765	00000200	-----	-----	-----	( Machine check exception )	391.000 ns
213944	00000300	-----	-----	-----	( DSE exception )	3.014,500 us
213966	00000300	-----	-----	-----	( DSE exception )	340.500 ns
213989	00000300	-----	-----	-----	( DSE exception )	391.500 ns
214557	00000000	-----	-----	-----	( Trace exception )	10.979,500 us
214567	0000001C	-----	4C000064	0000001C	rfi	307.000 ns
214609	00000000	-----	-----	-----	( Trace exception )	1.440,500 us
214619	0000001C	-----	4C000064	0000001C	rfi	521.000 ns
214665	00000000	-----	-----	-----	( Trace exception )	1.173,000 us
214675	0000001C	-----	4C000064	0000001C	rfi	307.000 ns
214697	00060050	4C00012C	-----	00060050	isync	613.000 ns
214700	00000000	-----	-----	-----	( Trace exception )	163.500 ns
214710	0000001C	-----	4C000064	0000001C	rfi	306.500 ns
214732	00000000	-----	-----	-----	( Trace exception )	900.500 ns
214742	0000001C	-----	4C000064	0000001C	rfi	307.000 ns
214773	00000000	-----	-----	-----	( Trace exception )	891.500 ns
214783	0000001C	-----	4C000064	0000001C	rfi	307.500 ns
214808	00000000	-----	-----	-----	( Trace exception )	779.000 ns
214818	0000001C	-----	4C000064	0000001C	rfi	534.000 ns
214848	00000000	-----	-----	-----	( Trace exception )	892.000 ns
214858	0000001C	-----	4C000064	0000001C	rfi	308.000 ns
214883	00000000	-----	-----	-----	( Trace exception )	781.000 ns

Figure 2-5: Example of Subroutine display format

## Changing How Data is Displayed

There are common fields and features that allow you to further modify displayed data to suit your needs. You can make common and optional display selections in the Disassembly property page (the Disassembly Format Definition overlay).

You can make selections unique to the TMS546 MPC7410 support to do the following tasks:

- Change how data is displayed across all display formats
- Change the interpretation of disassembled cycles
- Display exception cycles

**Optional Display Selections**

Table 2-13 shows the logic analyzer disassembly display options.

**Table 2-13: Logic analyzer disassembly display options**

Description	Option
Show:	Hardware (Default) Software Control Flow Subroutine
Highlight:	Software (Default) Control Flow Subroutine None
Disasm Across Gaps:	Yes No (Default)

**Micro Specific Fields for MPC7410 Support**

Along with the optional selections described in the logic analyzer help, you can change the displayed data in the following ways.

**Bus Protocol.** The MPC7410 supports PowerPCs which support both 60X bus protocol and MPX bus protocol.

Select the mode that the processor operates in by selecting one of the two available options.

Bus Protocol: 60X (default)  
MPX

Select the 60X option when the processor is working in the 60X mode and the MPX option when the processor is working in the MPX mode.

**Number of Processors.** The TMS546 MPC7410 microprocessor support provides simultaneous disassembly for a maximum of two processors at a time in 60X bus mode. In MPX bus mode, only one processor can be disassembled at a time. If more than two processors are used, then the transactions of the processor other than the one being probed are labeled as Alternate Master Transactions. You can select one of the options:

- Select One if the system contains one processor and one or more other masters (default).
- Select Two-PPC0 if the system contains two processors and both are PowerPC processors, disassemble PPC0.

- Select Two-PPC1 if the system contains two processors and both are PowerPC processors, disassemble PPC1.
- Select Three or more if the system contains three or more masters.

---

**NOTE.** *PPC0 is the PowerPC processor from where the signals are being probed. (In that case PPC0 is the master). PPC1 is the other PowerPC processor, which is connected to the same bus in a multiprocessor environment.*

*When option “Two-PPC0” is selected, the cycles from PPC0 are disassembled and PPC1 cycles are displayed as Alternate cycles. Similarly, when option “Two-PPC1” is selected, the cycles from PPC1 are disassembled and PPC0 cycles are displayed as Alternate cycles.*

*When option “Three or More” is selected, the disassembler shows cycles from PPC0 and all the other cycles from other processors are shown as Alternate cycles.*

---

**Processor to Disassemble.** Select the processor for the appropriate disassembly support by selecting one of the five available options.

- Select MPC7X0 when the processor to disassemble is MPC740/MPC750 (default).
- Select MPC7X5 when the processor to disassemble is MPC745/755/PPC750FX.
- Select MPC7400 when the processor to disassemble is MPC7400.
- Select MPC7410 when the processor to disassemble is MPC7410.
- Select MPC7450 when the processor to disassemble is MPC7450/7451/7455/7441/7445.
- Select PPC750CX when the processor to disassemble is PPC750CX.

**Data Bus Mode.** MPC745 and MPC755 data bus width is selectable between 32-bit and 64-bit widths. Select the bus mode by selecting one of the two available options.

Data Bus Mode: 64 bit (default)  
32 bit

---

**NOTE.** *All the other processors supported in TMS546 MPC7410 use only the 64-bit data bus.*

---

**Prefetch Byte Ordering.** Byte ordering for the Predominant Instruction Fetches is selected by selecting one of the two available options.

Prefetch Byte Ord: Big Endian (default)  
PowerPC Little Endian

**Alternate Byte Ordering** Alternate Byte ordering range is supplied by entering the proper 32-bit hexadecimal values in the fill-in fields:

Alt Byte Ord - Lo Bound      00000000 (default)  
Alt Byte Ord - Hi Bound      00000000 (default)

---

**NOTE.** *Hi Bound Value must be greater than Lo Bound Value, otherwise an erroneous display may result. Values entered are preferred on double word boundaries — if any other value is entered, that value defaults to the nearest double word value. If nothing is entered in the Hi Bound and Lo Bound fields, then the byte ordering that is selected under Prefetch Byte ordering is assumed for the entire acquisition. For the range supplied for alternate byte ordering, the byte ordering opposite to that selected for Prefetch Byte Ordering is assumed.*

---

**Exception Byte Ordering.** Select Byte Ordering for Exception processing by selecting one of the two available options.

Exception Byte Ord: Big Endian (default)  
PowerPC Little Endian

**Exception Prefix.** Select a valid Exception Prefix by selecting one of the two available options depending on the system used.

Exception Prefix : 000 (default)  
FFF

---

**NOTE.** *If an address is in both, the exception processing region of the processor and the range selected for the alternate byte ordering, then the byte ordering selected for the exception processing is assumed for that address.*

---

**Trace Write Address.** This field contains the Trace Write address in use. Enter the noncacheable address to which the exception handler writes the SRR0 content. This is required for ITR.

**Memory Image Status.** When you choose the Enabled option, you cannot edit or modify the S-Record (Image File currently in use). You must choose the Disabled option to edit or modify the S-record.

Memory Image Status:            Enabled (default)  
   Disabled

**Disassemble Based On.** This option allows you to select the basis for disassembly. If you choose the option Fetch Stream, normal disassembly occurs. When you select the Memory Image option, disassembly is based on the image file. For example, S-record file has two options:

Disassemble Based On:            Fetch Stream (default)  
   Memory Image

**Image File Path.** You need to enter the complete path to the S-record file in the property for Image file path. Use the Browse button for this. By default, this field is blank.

**Address Offset in Hex.** This is the address offset (in hexadecimal) from the starting address (as indicated by the S-record) where the user program is loaded in memory. By default this is 0x00000000.

Suppose the linker output and the corresponding S-record file has a starting address of 0x0, but you load it at a different address. For example, if you load the starting address at 0x50, you then need to specify the offset—0x50 as 0xFFFFFB0 in this field.

- When the S-record address is less than the Processor\_Address, then the Address\_Offset must be negative.
- When the S-record address is greater than the Processor\_Address, then the Address\_Offset must be positive.

So the correspondence intended is:

Processor\_Address + Address\_Offset == S\_Record\_Address:

**Maximum Instructions.** Enter the number of instructions to be displayed (from the image file each time a BTE is encountered) in the property for Maximum Instructions. This is required for ITR. The default is 40. This is the maximum number of instructions that is taken from the image file to show each time a control flow change occurs.

**Track Radix Of.** Select which column the mnemonics is formatted in. This field has two options.

Track Radix Of: Address (default)  
TraceAddr

This submenu has the title: “MPC7410 Controls”.

### Micro Specific Fields for MPC7450 Support

Along with the optional selections described in the logic analyzer help, you can change the displayed data in the following ways.

**Bus Protocol.** The MPC7450 supports PowerPC’s for both the 60X bus protocol and the MPX bus protocol.

Select the mode that the processor operates by selecting one of the two available options.

Bus Protocol: 60X (default)  
MPX

Select the 60X option when the processor is working in 60X mode (default) and the MPX option when the processor is working in MPX mode.

**Number of Processors.** The TMS546 MPC7410 microprocessor support provides simultaneous disassembly for a maximum of two processors at a time in 60X bus mode. In MPX bus mode, only one processor can be disassembled at a time. If more than two processors are used, then the transactions of the processor other than the one being probed are labeled as Alternate Master Transactions. You can select one of the options:

- Select One if the system contains one processor and one or more other masters (default).
- Select Two-PPC0 if the system contains two processors and both are PowerPC processors, disassemble PPC0.
- Select Two-PPC1 if the system contains two processors and both are PowerPC processors, disassemble PPC1.
- Select Three or more if the system contains three or more masters.

---

**NOTE.** *PPC0 is the PowerPC processor from where the signals are being probed. (In that case PPC0 is the master). PPC1 is the other PowerPC processor (which must be another MPC7450 PowerPC processor) that is connected to the same bus in a multiprocessor environment.*

---

**Prefetch Byte Ordering.** Byte ordering for the Predominant Instruction Fetches is selected by selecting one of the two available options.

Prefetch Byte Ord: Big Endian (default)  
PowerPC Little Endian

**Alternate Byte Ordering.** Alternate Byte ordering range is supplied by entering the proper 32-bit hexadecimal values in the fill-in fields:

Alt Byte Ord - Lo Bound      00000000 (default)  
Alt Byte Ord - Hi Bound      00000000 (default)

---

**NOTE.** *Hi Bound Value must be greater than Lo Bound Value, otherwise an erroneous display may result. Values entered are preferred on double word boundaries — if any other value is entered, that value defaults to the nearest double word value. If nothing is entered in the Hi Bound and Lo Bound fields, then the byte ordering that is selected under Prefetch Byte ordering is assumed for the entire acquisition. For the range supplied for alternate byte ordering, the byte ordering opposite to that selected for Prefetch Byte Ordering is assumed.*

---

**Exception Byte Ordering.** Select Byte Ordering for Exception processing by selecting one of the two available options.

Exception Byte Ord: Big Endian (default)  
PowerPC Little Endian

**Exception Prefix.** Select a valid Exception Prefix by selecting one of the two available options depending on the system used.

Exception Prefix : 000 (default)  
FFF

---

**NOTE.** *If an address is in both the Exception processing region of the processor and in the range selected for the alternate byte ordering, then the byte ordering selected for the Exception processing is assumed for that address.*

---

**Trace Write Address.** This field contains the Trace Write address in use. Enter the noncacheable address to which the exception handler writes the SRR0 content. This is required for ITR.

**Memory Image Status.** When you choose the Enabled option, you cannot edit or modify the S-Record (Image File currently in use). You must choose the Disabled option to edit or modify the S-record.

Memory Image Status:            Enabled (default)  
   Disabled

**Disassemble Based On.** This option allows you to select the basis for disassembly. If you choose the option Fetch Stream, normal disassembly occurs. When you select the Memory Image option, disassembly is based on the image file. For example, S-record file has two options:

Disassemble Based On:            Fetch Stream (default)  
   Memory Image

**Image File Path.** You need to enter the complete path to the S-record file in the property for Image file path. Use the Browse button for this. By default, this field is blank.

**Address Offset in Hex.** This is the address offset (in hexadecimal) from the starting address (as indicated by the S-record) where the user program is loaded in memory. By default this is 0x00000000.

Suppose the linker output and the corresponding S-record file has a starting address of 0x0, but you load it at a different address. For example, at 0x50, you then need to specify the offset—0x50 as 0xFFFFFB0 in this field.

- When the S-record address is less than the Processor\_Address, then the Address\_Offset must be negative.
- When the S-record address is greater than the Processor\_Address, then the Address\_Offset must be positive.

So the correspondence intended is:

Processor\_Address + Address\_Offset == S\_Record\_Address:

**Maximum Instructions.** Enter the number of instructions to be displayed (from the image file each time a BTE is encountered) in the property for Maximum Instructions. This is required for ITR. The default is 40. This is the maximum number of instructions that is taken from the image file to show each time a control flow change occurs.



**Track Radix Of.** Select which column the mnemonics is formatted in. This has two options.

Track Radix Of:	Address (default)
	TraceAddr

This submenu has the title: "MPC7450 Controls".

### Micro Specific Fields for MPC7410\_ALT Support

Along with the optional selections described in the logic analyzer help, you can change the displayed data in the following ways:

**Idle Cycles.** Since this is a clock-by-clock acquisition, many idle cycles are acquired. Select this option to show or suppress idle cycles.

Idle Cycles:	Show (default)
	Suppress

**Bus Protocol.** The MPC7410\_ALT supports PowerPCs for both the 60X bus protocol and the MPX bus protocol.

Select the mode that the processor operates by selecting one of the two available options.

Bus Protocol:	60X (default)
	MPX

Select the 60X option when the processor is working in 60X mode (default) and the MPX option when the processor is working in MPX mode.

**Number of Processors.** The MPC7410\_ALT support provides simultaneous disassembly for a maximum of two processors. If more than two processors are used, then the transactions of the processor other than the one being probed are labeled as Alternate Master Transactions. You can select one of the options:

- Select One if the system contains one processor and one or more other masters (default).
- Select Two-PPC0 if the system contains two processors and both are PowerPC processors, disassemble PPC0.
- Select Two-PPC1 if the system contains two processors and both are PowerPC processors, disassemble PPC1.
- Select Three or more if the system contains three or more masters.

---

**NOTE.** *PPC0 is the PowerPC processor from where the signals are being probed. (In that case PPC0 is the master). PPC1 is the other PowerPC processor, which is connected to the same bus in a multiprocessor environment.*

*When option “Two-PPC0” is selected, the cycles from PPC0 are disassembled and PPC1 cycles are displayed as Alternate cycles. Similarly, when option “Two-PPC1” is selected, the cycles from PPC1 are disassembled and PPC0 cycles are displayed as Alternate cycles.*

*When option “Three or More” is selected, the disassembler shows cycles from PPC0 and all the other cycles from other processors are shown as Alternate cycles.*

---

To view disassembly of other processors in a multiprocessor system, add new listing windows and select the processor to disassemble in Disassembly User option. Use Ctrl+N to activate the new window wizard and select the correct disassembly options.

**Processor to Disassemble.** Select the processor for the appropriate disassembly support by selecting one of the three available options.

- Select MPC7400 when the processor to disassemble is MPC7400.
- Select MPC7410 when the processor to disassemble is MPC7410.
- Select MPC7450 when the processors to disassemble are MPC7450, MPC7455, MPC7441, and MPC7445.

**Pipeline – Out of Order.** The two signal groups — DTI and ODT, are used when the target system performs pipeline and out of order. Some systems provide only DTI signal group. You can select one of these depending on your target system configuration. If your target system has only DTI, use “Invalid Data” marking option to associate the data with the correct address. If the DTI values of data arriving after the marked sample are higher than that of the marked sample, then the data is associated correctly with the address tenure.

- Use DTI alone: (default) when the target system does not have ODT signals from the system arbiter.
- Use ODT and DTI: when the target system does not have ODT signals from the arbiter.

**ODT Timing.** ODT signal groups can be valid either with bus grant or with one clock after a qualified bus grant. Select this option according to your target system’s setting.

ODT Timing: ODT on Bus Grant (default)  
Delayed ODT

**DTI Configuration.** Multiprocessor systems with different DTI configurations are available. DTIs can be either bussed (to reflect the DTI value when the other master is using the bus) or configured point to point. In point to point configuration, the DTI value of masters are not visible each other. Select this option according to your target system's configuration. For bussed DTI signals, then the target system's DTI signals must be connected to DTI channels with the prefix P0.

DTI Configuration: Bussed (default)  
Point-to-point

**Prefetch Byte Ordering.** Byte ordering for the Predominant Instruction Fetches is selected by selecting one of the two available options.

Prefetch Byte Ord: Big Endian (default)  
PowerPC Little Endian

**Alternate Byte Ordering.** Alternate Byte ordering range is supplied by entering the proper 32-bit hexadecimal values in the fill-in fields:

Alt Byte Ord - Lo Bound      00000000 (default)  
Alt Byte Ord - Hi Bound      00000000 (default)

---

**NOTE.** *Hi Bound Value must be greater than Lo Bound Value, otherwise an erroneous display may result. Values entered are preferred on double word boundaries — if any other value is entered, that value defaults to the nearest double word value. If nothing is entered in the Hi Bound and Lo Bound fields, then the byte ordering that is selected under Prefetch Byte ordering is assumed for the entire acquisition. For the range supplied for alternate byte ordering, the byte ordering opposite to that selected for Prefetch Byte Ordering is assumed.*

---

**Exception Byte Ordering.** Select Byte Ordering for Exception processing by selecting one of the two available options.

Exception Byte Ord: Big Endian (default)  
PowerPC Little Endian

**Exception Prefix.** Select a valid Exception Prefix by selecting one of the two available options depending on the system used.

Exception Prefix : 000 (default)  
FFF

---

**NOTE.** *If an address is in both the Exception processing region of the processor and in the range selected for the alternate byte ordering, then the byte ordering selected for the Exception processing is assumed for that address.*

---

**Trace Write Address.** This field contains the Trace Write address in use. Enter the noncacheable address to which the exception handler writes the SRR0 content. This is required for ITR.

**Memory Image Status.** When you choose the Enabled option, you cannot edit or modify the S-Record (Image File currently in use). You must choose the Disabled option to edit or modify the S-record.

Memory Image Status: Enabled (default)  
Disabled

**Disassemble Based On.** This option allows you to select the basis for disassembly. If you choose the option Fetch Stream, normal disassembly occurs. When you select the Memory Image option, disassembly is based on the image file. For example, S-record file has two options:

Disassemble Based On: Fetch Stream (default)  
Memory Image

**Image File Path.** You need to enter the complete path to the S-record file in the property for Image file path. Use the Browse button for this. By default, this field is blank.

**Address Offset in Hex.** This is the address offset (in hexadecimal) from the starting address (as indicated by the S-record) where the user program is loaded in memory. By default this is 0x00000000.

Suppose the linker output and the corresponding S-record file has a starting address of 0x0, but you load it at a different address. For example, at 0x50, you then need to specify the offset—0x50 as 0xFFFFF0B0 in this field.

- When the S-record address is less than the Processor\_Address, then the Address\_Offset must be negative.
- When the S-record address is greater than the Processor\_Address, then the Address\_Offset must be positive.

So the correspondence intended is:

Processor\_Address + Address\_Offset == S\_Record\_Address:

**Maximum Instructions.** Enter the number of instructions to be displayed (from the image file each time a BTE is encountered) in the property for Maximum Instructions. This is required for ITR. The default is 40. This is the maximum number of instructions that is taken from the image file to show each time a control flow change occurs.

**Track Radix Of.** Select which column the mnemonics is formatted in. This has two options.

Track Radix Of:	Address (default)
	TraceAddr

### Micro Specific Fields for MPC7410\_QD Support

Along with the optional selections described in the logic analyzer help, you can change the displayed data in the following ways.

**Idle Cycles.** Since this is a clock-by-clock acquisition, many idle cycles are acquired. Select this option to show or suppress idle cycles.

Idle Cycles:	Show (default)
	Suppress

**Bus Protocol.** The MPC7410\_QD supports PowerPCs for both the 60X bus protocol and the MPX bus protocol.

Select the mode that the processor operates by selecting one of the two available options.

Bus Protocol:	60X (default)
	MPX

Select the 60X option when the processor is working in 60X mode (default) and the MPX option when the processor is working in MPX mode.

**Disassemble.** The MPC7410\_QD support provides simultaneous disassembly for a maximum of four processors. The bus cycles other than those of the selected processor option are marked as alternate cycles.

You can select one of the options:

- Select PowerPC P0 to disassemble PowerPC 0 (default).
- Select PowerPC P1 to disassemble PowerPC 1.
- Select PowerPC P2 to disassemble PowerPC 2.
- Select PowerPC P3 to disassemble PowerPC 3.

---

**NOTE.** *The suffix  $P_n$  where  $n=0, 1, 2,$  or  $3$  corresponds to the point to point signals with corresponding processor  $P_n$  where  $n=0, 1, 2,$  or  $3$ . Bussed signals are common for all selections.*

---

To view disassembly of other processors in a multiprocessor system, add new listing windows and select the processor to disassemble in Disassembly User option. Use Ctrl+N to activate the new window wizard and select the correct disassembly options.

**Processor to Disassemble.** Select the processor for the appropriate disassembly support by selecting one of the three available options.

- Select MPC7400 when the processor to disassemble is MPC7400.
- Select MPC7410 when the processor to disassemble is MPC7410.
- Select MPC7450 when the processors to disassemble are MPC7450, MPC7455, MPC7441, and MPC7445.

**Pipeline – Out of Order.** The two signal groups — DTI and ODT, are used when the target system performs pipeline and out of order. Some systems provide only DTI signal group. You can select one of these depending on your system configuration. If your target system has only DTI, use “Invalid Data” marking option associate the data with the correct address. If the DTI values of data arriving after the marked sample are higher than that of the marked sample, the data is associated correctly with the address tenure.

- Use DTI alone (default) when the system does not have ODT signals from the system arbiter.
- Use ODT and DTI when the system does not have ODT signals from the arbiter.

**ODT Timing.** ODT signal groups can be valid either with bus grant or one clock after a qualified bus grant. Select this option according to your system setting.

ODT Timing: ODT on Bus Grant (default)  
Delayed ODT

**DTI Configuration.** Multiprocessor systems with different DTI configurations are available. DTIs can be either bussed (to reflect the DTI value when the other master is using the bus) or configured point to point. In point to point configuration, the DTI value of masters are not visible each other. Select this option according to your target system's configuration. For bussed DTI signals, then the target system's DTI signals must be connected to DTI channels with the prefix P0.

DTI Configuration: Bussed (default)  
Point-to-point

**Prefetch Byte Ordering.** Byte ordering for the Predominant Instruction Fetches is selected by selecting one of the two available options.

Prefetch Byte Ord: Big Endian (default)  
PowerPC Little Endian

**Alternate Byte Ordering.** Alternate Byte ordering range is supplied by entering the proper 32-bit hexadecimal values in the fill-in fields:

Alt Byte Ord - Lo Bound      00000000 (default)  
Alt Byte Ord - Hi Bound      00000000 (default)

---

**NOTE.** *Hi Bound Value must be greater than Lo Bound Value, otherwise an erroneous display may result. Values entered are preferred on double word boundaries — if any other value is entered, that value defaults to the nearest double word value. If nothing is entered in the Hi Bound and Lo Bound fields, then the byte ordering that is selected under Prefetch Byte ordering is assumed for the entire acquisition. For the range supplied for alternate byte ordering, the byte ordering opposite to that selected for Prefetch Byte Ordering is assumed.*

---

**Exception Byte Ordering.** Select Byte Ordering for Exception processing by selecting one of the two available options.

Exception Byte Ord: Big Endian (default)  
PowerPC Little Endian

**Exception Prefix.** Select a valid Exception Prefix by selecting one of the two available options depending on the system used.

Exception Prefix : 000 (default)  
FFF

---

**NOTE.** *If an address is in both the Exception processing region of the processor and in the range selected for the alternate byte ordering, then the byte ordering selected for the Exception processing is assumed for that address.*

---

**Trace Write Address.** This field contains the Trace Write address in use. Enter the noncacheable address to which the exception handler writes the SRR0 content. This is required for ITR.

**Memory Image Status.** When you choose the Enabled option, you cannot edit or modify the S-Record (Image File currently in use). You must choose the Disabled option to edit or modify the S-record.

Memory Image Status: Enabled (default)  
Disabled

**Disassemble Based On.** This option allows you to select the basis for disassembly. If you choose the option Fetch Stream, normal disassembly occurs. When you select the Memory Image option, disassembly is based on the image file. For example, S-record file has two options:

Disassemble Based On: Fetch Stream (default)  
Memory Image

**Image File Path.** You need to enter the complete path to the S-record file in the property for Image file path. Use the Browse button for this. By default, this field is blank.

**Address Offset in Hex.** This is the address offset (in hexadecimal) from the starting address (as indicated by the S-record) where the user program is loaded in memory. By default this is 0x00000000.

Suppose the linker output and the corresponding S-record file has a starting address of 0x0, but you load it at a different address. For example, at 0x50, you then need to specify the offset—0x50 as 0xFFFFF0B0 in this field.



- When the S-record address is less than the Processor\_Address, then the Address\_Offset must be negative.
- When the S-record address is greater than the Processor\_Address, then the Address\_Offset must be positive.

So the correspondence intended is:

Processor\_Address + Address\_Offset == S\_Record\_Address:

**Maximum Instructions.** Enter the number of instructions to be displayed (from the image file each time a BTE is encountered) in the property for Maximum Instructions. This is required for ITR. The default is 40. This is the maximum number of instructions that is taken from the image file to show each time a control flow change occurs.

**Track Radix Of.** Select which column the mnemonics is formatted in. This has two options.

Track Radix Of:	Address (default)
	TraceAddr

## Marking Cycles

The disassembler has a Mark Opcode function that allows you to change the interpretation of a cycle type. Using this function, you can select a cycle and change it.

**Logic Analyzer.** Marks are placed by using the Mark Opcode button. The Mark Opcode button is always available. If the sample being marked is not a Data cycle of the potential bus master, the Mark Opcode selections are replaced by a note indicating that “An Opcode Mark cannot be placed at the selected data sample.”

When a cycle is marked, the character “>>” is displayed immediately to the left of the Mnemonics column. Cycles can be unmarked by using the “Undo Mark” selection, which removes the character “>>”.

Mark selections available on data sequences without an address and data cycle associated with a data cycle for TMS546 MPC7410 microprocessors as shown in Table 2-14.

**Table 2-14: Mark selections and definitions**

Mark selection or combination	Definition
Opcode - Opcode	High_Data and Low_Data are disassembled
Opcode - Flush	Only High_Data is disassembled in Big Endian mode or only Low_Data is disassembled in Little Endian mode
Flush - Opcode	Only Low_Data is disassembled in Big Endian mode or only High_Data is disassembled in Little Endian mode
Flush - Flush	Instructions not disassembled and labeled as ( Flush )
Read -> Fetch	Read is marked as a Fetch
Invalid Data	Any of the fetches, read or write can be marked as Invalid Data bits. No address is associated for this data.
Undo Mark	Removes all marks from the current sequence

Information on basic operations contains more details on marking cycles.

**Displaying Exception Labels**

The disassembler can display TMS546 MPC7410 exception labels. The exception table must reside in external memory for interrupt and exception cycles to be visible to the disassembler.

You can enter the table prefix in the Exception Prefix field. The Exception Prefix field provides the disassembler with the offset address; enter a three-digit hexadecimal value corresponding to the prefix of the exception table.

These fields are located in the Disassembly property page (Disassembly Format Definition overlay).

Table 2-15 lists the TMS546 MPC7410 interrupt and exception labels.

**Table 2-15: Interrupt and exception labels**

Offset	Displayed interrupt or exception name
0x00000	( Reserved )
0x00100	( System reset )
0x00200	( Machine check exception )
0x00300	( DSI exception )
0x00400	( ISI exception )
0x00500	( External interrupt )

**Table 2-15: Interrupt and exception labels (cont.)**

<b>Offset</b>	<b>Displayed interrupt or exception name</b>
0x00600	( Alignment exception )
0x00700	( Program exception )
0x00800	( Floating-point unavailable exception )
0x00900	( Decrementer exception )
0x00A00 - 0x00BFF	( Reserved )
0x00C00	( System call exception )
0x00D00	( Trace exception )
0x00E00	( Reserved )
0x00F00	( Performance monitor exception )
0x00F20	( AltiVec unavailable exception )
0x01000	( ITLB miss exception )
0x01100	( DTLB miss-on-load exception )
0x01200	( DTLB miss-on-store exception )
0x01300	( Instruction address breakpoint exception )
0x01400	( System management exception )
0x01500 - 0x015FF	( Reserved )
0x01600	( AltiVec assist interrupt )
0x01700	( Thermal management interrupt )
0x01800 - 0x 02FFF	( Reserved )

## Viewing an Example of Disassembled Data

A demonstration system file (or demonstration reference memory) is provided on your disk so you can see an example of how your TMS546 MPC7410 microprocessor bus cycles and instruction mnemonics look when they are disassembled. Viewing the system file is not a requirement for preparing the module for use and you can view it without connecting the logic analyzer to your target system.

Information on basic operations describes how to view the file.

## Internal Trace Reconstruction (ITR)

The logic analyzer acquires data that appears on the external bus of the microprocessor. When internal instruction is enabled, most of the instructions fetched happen from the cache for which no external bus activity occurs. This severely limits the information that a logic analyzer can display. To address this problem, indirect methods are used to logically track the program flow even though the

instruction fetches are happening from the internal cache. A brief explanation follows with examples of how you can use the ITR method with this support. It is possible to reconstruct the program execution. The portions of the program that are executed inside the cache are read from the Image File and displayed. This occurs if both, the Image File of the program that is being executed is available externally (in S-record format for example), and the processor provides information about the control flow instructions being executed and they can be acquired.

### **Memory Image (S-record)**

The memory image is a hexadecimal form of the program being executed by the processor. It is the output of the Compiler/Assembler and Linker. Linker output is normally available in one of the industry standard formats like Intel Hex format, S-record format. This support requires the external image file to be in the Motorola S-record format. Usually tools are available to convert proprietary output formats into Motorola S-record. You can use GNU compiler for PowerPCs to convert a source file into an S-record file (Image file). Refer Viewing Cache Activity in the following paragraph.

### **Image Reader**

The PowerPC processors supported in TMS546 MPC7410 provides a Trace Exception. This particular exception is generated whenever change of control flow occurs, for example, whenever branch instruction is encountered. The trace exception feature is available in the processors and is used for collecting information about the program flow inside the cache. Whenever a change in control flow occurs Trace Exception occurs, and this exception provides the branch target address information. This Trace Exception in conjunction with the external image file is used to display the cache activity. The TMS546 supports only the S-record format and it requires that the Image File be available in Motorola S-record format.

### **Viewing Cache Activity**

This procedure (for converting a source file into an S-record file) uses GNU compiler for PowerPCs. If you do not have this software, you need to find an alternative. Contact your Tektronix sales representative if you need support.

This section on viewing the cache activity on the Tektronix logic analyzer consists of a three-step procedure.

- Retrieving Control Flow information
- Generating an S-record file (Image file)
- Configuring the Logic Analyzer

**Retrieving Control Flow Information.** Follow this procedure to retrieve information about the Control Flow from the processor.

**1. Enable the Trace Exception bit of the processor**

The “Branch Enable (BE)” bit is part of the Machine Status Register (MSR). On enabling this bit, the support ensures that whenever a branch occurs in the program, a “Trace Exception” is generated. This exception is used to discover that a branch instruction is executed and to make the target address available.

**2. Write the Exception Handler routine**

Whenever a branch is encountered, the program flows to the exception handling routine, which for TMS546 support is at 0xnxxx\_nD00, where nxxx\_n and 0xFFFF or 0x0000 is based on the Exception Prefix (EP) bit setting of the MSR. You have to write your exception handler routine here. Following is an example code.

```
mfsrr0 r1
xor r3,r3,r3
oris r2,r3,Noncacheable address
dcbf r2,r3
stw r1,0x0(r2)
rfi
```

---

**NOTE.** You must enter the higher 16 bits of a address (HEX value), which will be converted to noncacheable address. For example, if you enter 0x0013, then 0x00130000 will be the noncacheable address.

---

The Trace Exception handler for the MPC7410 support provides the starting address to look at the code in the image file. This address is available as the “return address for the trace Exception/branch target address” in the register SRR0. The value of SRR0 is written onto a “Noncacheable region” of memory so that it appears on the external bus. The Image reader reads this value and uses this value to fill in the cache activity in display. In the example code, the value of SRR0 is moved to a register (R1) and this value is written onto a noncacheable region of the memory so that it is available on the external bus.

**Generating an S-record file (Image file).** The source code must be converted into an S-record format. For example, the following steps produce an S-record file from a source file using GNU Compiler for PowerPC:

---

**NOTE.** *The file naming conventions followed by the GNU compiler are:*

- A source file has an extension '.s'
  - An object file has an extension '.o'
  - An elf file, for example the output of the linker, has the extension '.elf'
  - The Motorola S-records have an extension '.src'
- 

At command prompt,

1. Create the object file (.o) using the following command:

```
as -o objectfile.o source.s
```

2. Create the elf file and the S-record format file, using the linker command:

```
ld objectfile.o --oformat srec -o srecord.src
```

---


**NOTE.** *If you are using the GNU Compiler for PowerPC, refer to the respective documentation for further details about the commands.*

---

**Configuring the Logic Analyzer.** Follow these steps to configure your logic analyzer.

1. In the logic analyzer software, load the support package.
2. Click on Setup, then on Trigger. Set the trigger for the address xxxxxD00, which is the handler routine address.

3. Modify the properties in the property page of the logic analyzer as shown in Figure 2-6.



**Figure 2-6: Example of Property Page**

- a. Change the “Disassemble based on” property to “Memory Image”.
- b. Enter the noncacheable address used in the exception routine in the property Address for Trace Writes. For example: If you have entered 0x0013 as noncacheable address in the Exception Routine, then enter 00130000 in Trace Write address option.
- c. Enter the number of instructions displayed in the Maximum Instructions property. The default value is 40. This is the maximum number of instructions that are taken from the image file to show each time a control flow change occurs.

The number of instructions displayed is limited by two conditions:

- Maximum instructions you entered.
- If another branch instruction is encountered in the Image file, the display is stopped.

That is, the Image reader displays instructions from the cache until the Maximum instructions you enter are over or another branch instruction is encountered.

A message (\*\* change “Maximum Instructions” to see more \*\*) is displayed if the image file has more instructions that can be displayed before a control flow change occurs. Refer to Figure 2-8 *Display showing Memory Image*. In this case you have to increase the number “Maximum instructions” appropriately.

- d. Enter the complete path to the S-Record file/Image file in the property Image file path. You can do this either manually or by using the menu button to the right of the property for Image file path which opens up a “Browse” window.

Once the settings are done, select OK/Apply to view the cache data on the display. To revert to the original Fetch Stream data, change the value of the property “Disassemble based on” to “Fetch Stream”. Following are sample screen shots for both options.

Figure 2-7 shows where the display is according to the normal fetch stream. The exception handler written makes the value of SRR0 appear on the bus thus enabling the Image reader to access the Image file.

Sample	MPC7410 Address	MPC7410 High_Data	MPC7410 Low_Data	MPC7410 TraceAddr	MPC7410 Mnemonics	Timestamp
794	00060424	-----	3C200007	00060424	addis r1,r0,#7	31.000 ns
795	00060428	-----	-----	-----	( Address )	10.500 ns
796	00060428	60210000	-----	00060428	ori r13,r13,#0	62.000 ns
797	0006042C	-----	88010003	0006042C	lhz r0,#1(r1)	-----
798	00060430	-----	-----	-----	( Address )	31.000 ns
799	00060430	-----	-----	-----	( Address acknowledge )	10.000 ns
800	00060430	-----	-----	-----	( Address )	20.500 ns
800	00060430	7C0006AC	-----	00060430	eielo	41.500 ns
801	00060434	-----	3C200007	00060434	addis r1,r0,#7	-----
802	00060438	-----	-----	-----	( Address acknowledge )	10.500 ns
803	00060438	-----00	-----	-----	( Address )	20.500 ns
804	00060438	-----	-----	-----	( Read-atomic )	93.000 ns
805	00060438	-----	-----	-----	( Address acknowledge )	10.500 ns
805	00060438	-----	-----	-----	( Address only = eielo )	20.500 ns
806	00060438	60210010	-----	00060438	ori r1,r1,#10	93.000 ns
807	0006043C	-----	8C010001	0006043C	lhz r0,#1(r1)	-----
808	00060440	-----	-----	-----	( Address acknowledge )	10.500 ns
809	00060440	-----	-----	-----	( Address )	31.000 ns
810	00060440	-----	-----	-----	( Address acknowledge )	10.000 ns
811	00060440	4C00012C	-----	00060440	isync	20.500 ns
812	00060444	-----	3D4C0007	00060444	flush	41.500 ns
813	00060448	-----	-----	-----	( Address acknowledge )	10.500 ns
814	00060448	-----	-----	-----	( Address )	20.500 ns
815	00060448	-----	-----	-----	( Read-atomic )	93.000 ns
816	00060448	61AD0000	-----	00060448	Address acknowledge	10.500 ns
817	0006044C	-----	3DCC0000	0006044C	flush	113.500 ns
818	0006044C	-----	-----	-----	( Address )	-----
819	00060440	-----	-----	-----	( Address acknowledge )	31.000 ns
820	00060444	-----	4C00012C	00060440	flush	10.000 ns
821	00060448	-----	3D4C0007	00060444	addis r11,r0,#7	62.000 ns
822	00060448	-----	-----	-----	( Address )	-----
822	00060448	61AD0000	-----	00060448	ori r13,r13,#0	31.000 ns
					( Address acknowledge )	10.500 ns
					( Address )	62.000 ns

Figure 2-7: Display showing Fetch Stream



Figure 2-8 shows where the Memory Image property is enabled. In this case, the Fetch Stream is not disassembled and is shown as corresponding reads and writes.




Figure 2-8: Display showing Memory Image

**Error messages specific to the ITR support.** The following are the error messages relevant to the ITR support.

1. \*\*\* S-Record: File path too long \*\*\*
2. \*\*\* S-Record: Not a valid file \*\*\*
3. \*\*\* S-Record: File open failed (bad path?) \*\*\*
4. \*\*\* S-Record: Non-hexadecimal digit \*\*\*
5. \*\*\* S-Record: File operation failure(s) \*\*\*
6. \*\*\* S-Record: No or incomplete associated image bytes \*\*\*

7. \*\*\* S-Record: Null character in file \*\*\*
8. \*\*\* S-Record: Line too long \*\*\*
9. \*\*\* S-Record: Start of line is bad \*\*\*
10. \*\*\* S-Record: Length field is too small \*\*\*
11. \*\*\* S-Record: Non-digit type character \*\*\*
12. \*\*\* S-Record: Address space wrapping not supported \*\*\*
13. \*\*\* S-Record: Internal problem, mixed endian layouts not supported \*\*\*
14. \*\*\* S-Record: Unable to allocate sufficient memory \*\*\*
15. \*\*\* S-Record: Internal problem, too many bytes requested at once \*\*\*
16. \*\*\* S-Record: Internal problem, region vs. content mismatch \*\*\*
17. \*\*\* S-Record: Internal problem, invalid cache entry accessed \*\*\*
18. \*\*\* S-Record: Internal problem, bad start region \*\*\*
19. \*\*\* Memory Image Disabled \*\*\*

---

**NOTE.** *The error message 19 is displayed when the option Disabled is selected for the Memory Image Status field.*

---



# Reference



# Reference: Symbol and Channel Assignment Tables

This section lists the symbol tables and channel assignment tables for disassembly and timing.

## Symbol Tables

The TMS546 support supplies twelve symbol-table files. The MPC7410\_Control file replaces specific Control channel group values with symbolic values when Symbolic is the radix for the channel group in MPC7410 support. The MPC7450\_Control file replaces specific Control channel group values with symbolic values when Symbolic is the radix for the channel group in MPC7450 support. The same is true for the other symbol tables.

Symbol tables are generally not for use in timing or MPC7410 support disassembly.

### Symbol Tables for MPC7410 Support

Tables 3-1 through 3-3 show the definitions for name, bit pattern, and meaning of the group symbols in file Control, Transfer and T\_Size groups for MPC7410 support.

**Table 3-1: MPC7410\_Control group symbol table definitions**

Symbol	Control group value					Description
	BR_ BG_ ABB_ TS_	TBST_ GBL_ WT_ CI_	AACK_ ARTRY_ DBG_ DBWO_	DBB_ TA_ TEA_ DRTRY_ DTI[1]	HRESET_	
PPC0A_PPC0DE	X 0 X 0	X X X X	X X 0 X	X X 0 X	1	#PPC0's Address PPC0's Data Error
PPC0A_PPC1DE	X 0 X 0	X X X X	X X 1 X	X X 0 X	1	#PPC0's Address PPC1's Data Error
PPC0A_PPC0D	X 0 X 0	X X X X	X X 0 X	X 0 X X	1	#PPC0's Address PPC0's Data
PPC0A_PPC1D	X 0 X 0	X X X X	X X 1 X	X 0 X X	1	#PPC0's Address PPC1's Data
PPC1A_PPC0DE	X 1 X 0	X X X X	X X 0 X	X X 0 X	1	#PPC1's Address PPC0's Data Error
PPC1A_PPC1DE	X 1 X 0	X X X X	X X 1 X	X X 0 X	1	#PPC1's Address PPC1's Data Error

**Table 3-1: MPC7410\_Control group symbol table definitions (cont.)**

Symbol	Control group value					Description
	BR_ BG_ ABB_ TS_	TBST_ GBL_ WT_ CI_	AACK_ ARTRY_ DBG_ DBWO_	DBB_ TA_ TEA_ DRTRY_ DTI[1]	HRESET_	
PPC1A_PPC0D	X 1 X 0	X X X X	X X 0 X	X 0 X X	1	#PPC1's Address PPC0's Data
PPC1A_PPC1D	X 1 X 0	X X X X	X X 1 X	X 0 X X	1	#PPC1's Address PPC1's Data
PPC0A	X 0 X 0	X X X X	X X X X	X X X X	1	#PPC0's Address Cycle
PPC1A	X 1 X 0	X X X X	X X X X	X X X X	1	#PPC1's Address Cycle
PPC0D	X X X X	X X X X	X X 0 X	X 0 X X	1	#PPC0's Data Cycle
PPC1D	X X X X	X X X X	X X 1 X	X 0 X X	1	#PPC1's Data Cycle
AACK	X X X X	X X X X	0 X X X	X X X X	1	#Address Ac- knowledge Cycle
ARTRY	X X X X	X X X X	X 0 X X	X X X X	1	#Address Retry
DRTRY	X X X X	X X X X	X X X X	X X X 0	1	#Data retry or Data transfer in- dex[1] asserted
HRESET	X X X X	X X X X	X X X X	X X X X	0	#Hardware reset

Table 3-2 shows the definitions for name, bit pattern, and meaning of the Transfer group symbols in file MPC7410\_Transfer.

**Table 3-2: MPC7410\_Transfer group symbol table definitions**

Symbol	Transfer group value				Description
	TS_ TT0	TT1 TT2	TT3 TT4		
CLEAN_BLOCK	0 0	0 0 0 0			Clean Block:Address Only
FLUSH_BLOCK	0 0	0 1 0 0			flush Block:Address Only
SYNC	0 0	1 0 0 0			sync:Address Only
KILL_BLOCK	0 0	1 1 0 0			Kill Block:Address Only
EIEIO	0 1	0 0 0 0			eieio-Ordered I/O operation:Address Only

**Table 3-2: MPC7410 Transfer group symbol table definitions (cont.)**

Symbol	Transfer group value				Description
	TS_ TT0	TT1	TT2	TT3 TT4	
EXT_CTR_WORD_WRITE	0 1	0 1	0 0	0 0	External Control Word write:Single-beat write
TLB_INVALIDATE	0 1	1 0	0 0	0 0	TLB invalidate:Address Only
EXT_CTR_WORD_READ	0 1	1 1	0 0	0 0	External Control word read:Single-beat read
LWARX	0 0	0 0	0 0	0 1	lwarx - reservation set:Address Only
RESERVED	0 0	0 1	0 0	0 1	Reserved
TLBSYNC	0 0	1 0	0 0	0 1	tlbsync-TLB synchronize:Address Only
ICBI	0 0	1 1	0 0	0 1	icbi-invalid instruction:Address Only cache copy
WRITE_WITH_FLUSH	0 0	0 0	0 1	0 0	Write-with-flush:Single-beat read or burst
WRITE_WITH_KILL	0 0	0 1	1 0	0 0	Write-with-kill:Burst
READ/FETCH	0 0	1 0	0 1	0 0	Read:Single-beat write
RWITM	0 0	1 1	1 0	0 0	Read-with-intent-to-modify(RWITM):Burst
RCLAIM	0 1	1 1	1 1	1 1	Read claim
WRITE_FLUSH_ATOMIC	0 1	0 0	0 1	0 0	Write-with-flush-atomic:Single-beat write
RESERVED	0 1	0 1	1 0	0 0	Reserved
READ_ATOMIC	0 1	1 0	0 1	0 0	Read-atomic:Single-beat read or burst
RWITM_ATOMIC	0 1	1 1	1 0	0 0	Read-with-intent-to-modify-:Burst atomic - RWITM_ATOMIC
RESERVED	0 0	0 X	1 1	1 1	Reserved
RWNITC	0 0	1 0	0 1	1 1	Read-with-no-intent-to-cache:Single-beat read or burst RWNITC
RESERVED	0 0	1 1	1 1	1 1	Reserved
RESERVED	0 1	X X	0 0	0 1	Reserved
RESERVED_CUSTOMER	0 1	X X	1 1	1 1	Reserved for customer

Table 3-3 shows the definitions for name, bit pattern, and meaning of the T\_Size group symbols in file MPC7410\_T\_Size.

**Table 3-3: MPC7410\_T\_Size group symbol table definitions**

Symbol	T_Size group value		Description
	TS_ TBST_	TSIZ0 TSIZ1 TSIZ2	
RESERVED	0 0	0 0 0	Reserved
BURST_16_BYTES	0 0	0 0 1	Burst (16 bytes) reserved for system use
BURST_32_BYTES	0 0	0 1 0	Burst (32 bytes) reserved for system use
BURST_64_BYTES	0 0	0 1 1	Reserved (64 bytes bursts)
RESERVED	0 0	1 X X	Reserved
N_BURST_8_BYTES	0 1	0 0 0	8 bytes
N_BURST_1_BYTES	0 1	0 0 1	1 byte
N_BURST_2_BYTES	0 1	0 1 0	2 bytes
N_BURST_3_BYTES	0 1	0 1 1	3 bytes
N_BURST_4_BYTES	0 1	1 0 0	4 bytes
N_BURST_5_BYTES	0 1	1 0 1	5 bytes
N_BURST_6_BYTES	0 1	1 1 0	6 bytes
N_BURST_7_BYTES	0 1	1 1 1	7 bytes

### Symbol Tables for MPC7450 Support

Tables 3-4 through 3-6 show the definitions for name, bit pattern, and meaning of the group symbols in file Control, Transfer and T\_Size groups for MPC7450 support.

**Table 3-4: MPC7450\_Control group symbol table definitions**

Symbol	Control group value					Description
	BR_ BG_ ABB_ TS_	TBST_ GBL_ WT_ CI_	AACK_ ARTRY_ DBG_ DBWO_	DBB_ TA_ TEA_ DRTRY_/DTI[1]	HRESET_	
PPC0A_PPC0DE	X 0 X 0	X X X X	X X 0 X	X X 0 X	1	#PPC0's Address PPC0's Data Error
PPC0A_PPC1DE	X 0 X 0	X X X X	X X 1 X	X X 0 X	1	#PPC0's Address PPC1's Data Error



Table 3-4: MPC7450 Control group symbol table definitions (cont.)

Symbol	Control group value					Description
	BR_ BG_ ABB_ TS_	TBST_ GBL_ WT_ CI_	AACK_ ARTRY_ DBG_ DBWO_	DBB_ TA_ TEA_ DRTRY_ DTI[1]	HRESET_	
PPC0A_PPC0D	X 0 X 0	X X X X	X X 0 X	X 0 X X	1	#PPC0's Address PPC0's Data
PPC0A_PPC1D	X 0 X 0	X X X X	X X 1 X	X 0 X X	1	#PPC0's Address PPC1's Data
PPC1A_PPC0DE	X 1 X 0	X X X X	X X 0 X	X X 0 X	1	#PPC1's Address PPC0's Data Er- ror
PPC1A_PPC1DE	X 1 X 0	X X X X	X X 1 X	X X 0 X	1	#PPC1's Address PPC1's Data Er- ror
PPC1A_PPC0D	X 1 X 0	X X X X	X X 0 X	X 0 X X	1	#PPC1's Address PPC0's Data
PPC1A_PPC1D	X 1 X 0	X X X X	X X 1 X	X 0 X X	1	#PPC1's Address PPC1's Data
PPC0A	X 0 X 0	X X X X	X X X X	X X X X	1	#PPC0's Address Cycle
PPC1A	X 1 X 0	X X X X	X X X X	X X X X	1	#PPC1's Address Cycle
PPC0D	X X X X	X X X X	X X 0 X	X 0 X X	1	#PPC0's Data Cycle
PPC1D	X X X X	X X X X	X X 1 X	X 0 X X	1	#PPC1's Data Cycle
AACK	X X X X	X X X X	0 X X X	X X X X	1	#Address Ac- knowledge Cycle
ARTRY	X X X X	X X X X	X 0 X X	X X X X	1	# Address Retry
DRTRY	X X X X	X X X X	X X X X	X X X 0	1	#Data retry or Data transfer in- dex[1] asserted
HRESET	X X X X	X X X X	X X X X	X X X X	0	#Hardware reset

Table 3-5 shows the definitions for name, bit pattern, and meaning of the Transfer group symbols in file MPC7450\_Transfer.

**Table 3-5: MPC7450\_Transfer group symbol table definitions**

Symbol	Transfer group value				Description
	TS_ TT0	TT1	TT2	TT3 TT4	
CLEAN_BLOCK	0 0	0 0 0 0			Clean Block:Address Only
FLUSH_BLOCK	0 0	0 1 0 0			flush Block:Address Only
SYNC	0 0	1 0 0 0			sync:Address Only
KILL_BLOCK	0 0	1 1 0 0			Kill Block:Address Only
EIEIO	0 1	0 0 0 0			eieio-Ordered I/O operation:Address Only
EXT_CTR_WORD_WRITE	0 1	0 1 0 0			External Control Word write:Single-beat write
TLB_INVALIDATE	0 1	1 0 0 0			TLB invalidate:Address Only
EXT_CTR_WORD_READ	0 1	1 1 0 0			External Control word read :Single-beat read
LWARX	0 0	0 0 0 1			lwarx - reservation set :Address Only
RESERVED	0 0	0 1 0 1			Reserved
TLBSYNC	0 0	1 0 0 1			tlbsync-TLB synchronize :Address Only
ICBI	0 0	1 1 0 1			icbi-invalid instruction :Address Only cache copy
WRITE_WITH_FLUSH	0 0	0 0 1 0			Write-with-flush :Single-beat read or burst
WRITE_WITH_KILL	0 0	0 1 1 0			Write-with-kill:Burst
READ/FETCH	0 0	1 0 1 0			Read:Single-beat write
RWITM	0 0	1 1 1 0			Read-with-intent-to-modify(RWITM):Burst
RCLAIM	0 1	1 1 1 1			Read claim
WRITE_FLUSH_ATOMIC	0 1	0 0 1 0			Write-with-flush-atomic :Single-beat write
RESERVED	0 1	0 1 1 0			Reserved

**Table 3-5: MPC7450 Transfer group symbol table definitions (cont.)**

Symbol	Transfer group value				Description
	TS_ TT0	TT1 TT2 TT3 TT4			
READ_ATOMIC	0 1	1 0 1 0			Read-atomic :Single-beat read or burst
RWITM_ATOMIC	0 1	1 1 1 0			Read-with-intent-to-modify- :Burst atomic - RWITM_ATOMIC
RESERVED	0 0	0 X 1 1			Reserved
RWNITC	0 0	1 0 1 1			Read-with-no-intent-to-cache :Single-beat read or burst RWNITC
RESERVED	0 0	1 1 1 1			Reserved
RESERVED	0 1	X X 0 1			Reserved
RESERVED_CUSTOMER	0 1	X X 1 1			Reserved for customer

Table 3-6 shows the definitions for name, bit pattern, and meaning of the T\_Size group symbols in file MPC7450\_T\_Size.

**Table 3-6: MPC7450 T\_Size group symbol table definitions**

Symbol	T_Size group value			Description
	TS_ TBST_	TSIZ0 TSIZ1 TSIZ2		
RESERVED	0 0	0 0 0		Reserved
BURST_16_BYTES	0 0	0 0 1		Burst (16 bytes) reserved for system use
BURST_32_BYTES	0 0	0 1 0		Burst (32 bytes) reserved for system use
BURST_64_BYTES	0 0	0 1 1		Reserved (64 bytes bursts)
RESERVED	0 0	1 X X		Reserved
N_BURST_8_BYTES	0 1	0 0 0		8 bytes
N_BURST_1_BYTES	0 1	0 0 1		1 byte
N_BURST_2_BYTES	0 1	0 1 0		2 bytes
N_BURST_3_BYTES	0 1	0 1 1		3 bytes

**Table 3-6: MPC7450\_T\_Size group symbol table definitions (cont.)**

Symbol	T_Size group value			Description
	TS_ TBST_	TSIZ0 TSIZ1 TSIZ2		
N_BURST_4_BYTES	0 1	1 0 0		4 bytes
N_BURST_5_BYTES	0 1	1 0 1		5 bytes
N_BURST_6_BYTES	0 1	1 1 0		6 bytes
N_BURST_7_BYTES	0 1	1 1 1		7 bytes

### Symbol Tables for MPC7410\_ALT Support

Tables 3-7 through 3-9 show the definitions for name, bit pattern, and meaning of the group symbols in file Control, Transfer and T\_Size groups for MPC7410\_ALT support.

**Table 3-7: MPC7410\_ALT\_Control group symbol table definitions**

Symbol	Control group value					Description
	P0_DRDY_ P0_BG_ P1_DRDY_ TS_	TBST_ P1_BG_ WT_ PO_HIT_	AACK_ ARTRY_ P0_DBG_ P0_DT[0]/DBWO_	P1_HIT_ TA_ TEA_ P1_DT[0]/DBWO_	P1_DBG_	
TRANSFER_ER- ROR	X X X X	X X X X	X X X X	X 0 0 X	X	#Transfer error TEA asserted
ADDRESS_DA- TA	X X X 0	X X X X	X X X X	X 0 X X	X	TS_ and TA_ asserted
DATA	X X X X	X X X X	X X X X	X 0 X X	X	#TA is asserted
ADDRESS	X X X 0	X X X X	X X X X	X X X X	X	#Address is valid with TS_LOW
P0_ADDRBUS- GRANT	X 0 X 1	X X X X	X 1 X X	X X X X	X	#Processor0 quali- fied address bus grant
P1_ADDRBUS- GRANT	X X X 1	X 0 X X	X 1 X X	X X X X	X	#Processor1 quali- fied address bus grant
P0_DATABUS- GRANT	X X X X	X X X X	X 1 0 X	X X X X	X	#Processor0 quali- fied data bus grant
P1_DATABUS- GRANT	X X X X	X X X X	X 1 X X	X X X X	0	#Processor1 quali- fied data bus grant
AACK	X X X X	X X X X	0 X X X	X X X X	X	#Address acknowl- edge cycle
ARTRY	X X X X	X X X X	X 0 X X	X X X X	X	#Address retry

Table 3-8 shows the definitions for name, bit pattern, and meaning of the Transfer group symbols in file MPC7410\_ALT\_Transfer.

**Table 3-8: MPC7410\_ALT\_Transfer group symbol table definitions**

Symbol	Transfer group value				Description
	TS_ TT0	TT1 TT2	TT3 TT4		
CLEAN_BLOCK	0 0	0 0 0 0			Clean Block:Address Only
FLUSH_BLOCK	0 0	0 1 0 0			flush Block:Address Only
SYNC	0 0	1 0 0 0			sync:Address Only
KILL_BLOCK	0 0	1 1 0 0			Kill Block:Address Only
EIEIO	0 1	0 0 0 0			eieio-Ordered I/O operation :Address Only
EXT_CTR_WORD_WRITE	0 1	0 1 0 0			External Control Word write :Single-beat write
TLB_INVALIDATE	0 1	1 0 0 0			TLB invalidate:Address Only
EXT_CTR_WORD_READ	0 1	1 1 0 0			External Control word read :Single-beat read
LWARX	0 0	0 0 0 1			lwarx - reservation set :Address Only
RESERVED	0 0	0 1 0 1			Reserved
TLBSYNC	0 0	1 0 0 1			tlbsync-TLB synchronize :Address Only
ICBI	0 0	1 1 0 1			icbi-invalid instruction :Address Only cache copy
WRITE_WITH_FLUSH	0 0	0 0 1 0			Write-with-flush :Single-beat read or burst
WRITE_WITH_KILL	0 0	0 1 1 0			Write-with-kill:Burst
READ/FETCH	0 0	1 0 1 0			Read:Single-beat write
RWITM	0 0	1 1 1 0			Read-with-intent-to-modify(RWITM):Burst
RCLAIM	0 1	1 1 1 1			Read claim
WRITE_FLUSH_ATOMIC	0 1	0 0 1 0			Write-with-flush-atomic :Single-beat write
RESERVED	0 1	0 1 1 0			Reserved

**Table 3-8: MPC7410\_ALT\_Transfer group symbol table definitions (cont.)**

Symbol	Transfer group value				Description
	TS_ TT0	TT1 TT2	TT3 TT4		
READ_ATOMIC	0 1	1 0 1 0			Read-atomic :Single-beat read or burst
RWITM_ATOMIC	0 1	1 1 1 0			Read-with-intent-to- modify- :Burst atomic - RWITM_ATOMIC
RESERVED	0 0	0 X 1 1			Reserved
RWNITC	0 0	1 0 1 1			Read-with-no-intent- to-cache :Single-beat read or burst RWNITC
RESERVED	0 0	1 1 1 1			Reserved
RESERVED	0 1	X X 0 1			Reserved
RESERVED_CUSTOMER	0 1	X X 1 1			Reserved for customer

Table 3-9 shows the definitions for name, bit pattern, and meaning of the T\_Size group symbols in file MPC7410\_ALT\_T\_Size.

**Table 3-9: MPC7410\_ALT\_T\_Size group symbol table definitions**

Symbol	T_Size group value			Description
	TS_ TBST_	TSIZ0 TSIZ1 TSIZ2		
RESERVED	0 0	0 0 0		Reserved
BURST_16_BYTES	0 0	0 0 1		Burst (16 bytes) reserved for system use
BURST_32_BYTES	0 0	0 1 0		Burst (32 bytes) reserved for system use
BURST_64_BYTES	0 0	0 1 1		Reserved (64 bytes bursts)
RESERVED	0 0	1 X X		Reserved
N_BURST_8_BYTES	0 1	0 0 0		8 bytes
N_BURST_1_BYTES	0 1	0 0 1		1 byte
N_BURST_2_BYTES	0 1	0 1 0		2 bytes
N_BURST_3_BYTES	0 1	0 1 1		3 bytes

Table 3-9: MPC7410\_ALT\_T\_Size group symbol table definitions (cont.)

Symbol	T_Size group value			Description
	TS_ TBST_	TSIZ0 TSIZ1 TSIZ2		
N_BURST_4_BYTES	0 1	1 0 0		4 bytes
N_BURST_5_BYTES	0 1	1 0 1		5 bytes
N_BURST_6_BYTES	0 1	1 1 0		6 bytes
N_BURST_7_BYTES	0 1	1 1 1		7 bytes

### Symbol Tables for MPC7410\_QD Support

Tables 3-10 through 3-12 show the definitions for name, bit pattern, and meaning of the group symbols in file Control, Transfer and T\_Size groups for MPC7410\_QD support.

Table 3-10: MPC7410\_QD\_Control group symbol table definitions

Symbol	Control group value							Description
	P3_DRDY_ P3_BG_ P3_DBG_	P3_DT10/DBWO_ P3_HIT_ P2_DRDY_ P2_BG_	P2_DBG_ P2_DT10_DBWO_ P2_HIT_ P0_DRDY_ P0_DBG_	P0_BG_ P1_DRDY_ TS_ TBST_	P1_BG_ WT_ P0_HIT_ AACK_	ARTRY_ P0_DBG_ P1_HIT_	TA_ TEA_ P1_DT10.DBWO_ P1_DBG_	
TRANSFER_ERROR	XXX	XXXX	XXXX	XXXX	XXXX	XXXX	00XX	#Transfer error TEA asserted
ADDRESS_DATA	XXX	XXXX	XXXX	XX0X	XXXX	XXXX	0XXX	#TS and TA asserted
ADDRESS	XXX	XXXX	XXXX	XX0X	XXXX	XXXX	XXXX	#Address is valid with TS_LOW
DATA	XXX	XXXX	XXXX	XXXX	XXXX	XXXX	0XXX	#TA is asserted
P0_ADDRBUSGRANT	XXX	XXXX	XXXX	0X1X	XXX1	1XXX	XXXX	#Processor0 qualified ad- dress bus grant
P1_ADDRBUSGRANT	XXX	XXXX	XXXX	XX1X	0XX1	1XXX	XXXX	#Processor1 qualified ad- dress bus grant
P2_ADDRBUSGRANT	XXX	XXX0	XXXX	XX1X	XXX1	1XXX	XXXX	#Processor2 qualified ad- dress bus grant
P3_ADDRBUSGRANT	X0X	XXXX	XXXX	XX1X	XXX1	1XXX	XXXX	#Processor3 qualified ad- dress bus grant
P0_DATABUSGRANT	XXX	XXXX	XXXX	XXXX	XXXX	10XX	XXXX	#Processor0 qualified data bus grant

Table 3-10: MPC7410\_QD\_Control group symbol table definitions (cont.)

Symbol	Control group value							Description
	P3_DRDY_	P3_DT10/DBWO_	P2_DBG_	P0_BG_	P1_BG_	ARTRY_	TA_	
	P3_BG_	P3_HIT_	P2_DT10_DBWO_	P1_DRDY_	WT_	P0_DBG_	TEA_	
	P3_DBG_	2_DRDY_	P2_HIT_	TS_	P0_HIT_	P0_DT10/DBWO_	PI_DT10.DBWO_	
		P2_BG_	P0_DRDY_	TBST_	AACK_	P1_HIT_	P1_DBG_	
P1_DATABUSGRANT	XXX	XXXX	XXXX	XXXX	XXXX	1XXX	XXX0	#Processor1 qualified data bus grant
P2_DATABUSGRANT	XXX	XXXX	0XXX	XXXX	XXXX	1XXX	XXXX	#Processor2 qualified data bus grant
P3_DATABUSGRANT	XX0	XXXX	XXXX	XXXX	XXXX	1XXX	XXXX	#Processor3 qualified data bus grant
AACK_	XXX	XXXX	XXXX	XXXX	XXX0	XXXX	XXXX	#Address acknowledge cycle
ARTRY_	XXX	XXXX	XXXX	XXXX	XXXX	0XXX	XXXX	#Address retry

Table 3-11 shows the definitions for name, bit pattern, and meaning of the Transfer group symbols in file MPC7410\_QD\_Transfer.

Table 3-11: MPC7410\_QD\_Transfer group symbol table definitions

Symbol	Transfer group value				Description
	TS_	TT1	TT2	TT3	
	TT0	TT0	TT1	TT4	
CLEAN_BLOCK	0	0	0	0	Clean Block:Address Only
FLUSH_BLOCK	0	0	0	1	flush Block:Address Only
SYNC	0	0	1	0	sync:Address Only
KILL_BLOCK	0	0	1	1	Kill Block:Address Only
EIEIO	0	1	0	0	eieio-Ordered I/O operation :Address Only
EXT_CTR_WORD_WRITE	0	1	0	1	External Control Word write :Single-beat write
TLB_INVALIDATE	0	1	1	0	TLB invalidate:Address Only



Table 3-11: MPC7410\_QD\_Transfer group symbol table definitions (cont.)

Symbol	Transfer group value				Description
	TS_ TT0	TT1	TT2	TT3 TT4	
EXT_CTR_WORD_READ	0 1	1 1	0 0		External Control word read :Single-beat read
LWARX	0 0	0 0	0 1		lwarx - reservation set :Address Only
RESERVED	0 0	0 1	0 1		Reserved
TLBSYNC	0 0	1 0	0 1		tlbsync-TLB synchronize :Address Only
ICBI	0 0	1 1	0 1		icbi-invalid instruction :Address Only cache copy
WRITE_WITH_FLUSH	0 0	0 0	1 0		Write-with-flush :Single-beat read or burst
WRITE_WITH_KILL	0 0	0 1	1 0		Write-with-kill:Burst
READ/FETCH	0 0	1 0	1 0		Read:Single-beat write
RWITM	0 0	1 1	1 0		Read-with-intent-to-modify(RWITM):Burst
RCLAIM	0 1	1 1	1 1		Read claim
WRITE_FLUSH_ATOMIC	0 1	0 0	1 0		Write-with-flush-atomic :Single-beat write
RESERVED	0 1	0 1	1 0		Reserved
READ_ATOMIC	0 1	1 0	1 0		Read-atomic :Single-beat read or burst
RWITM_ATOMIC	0 1	1 1	1 0		Read-with-intent-to-modify- :Burst atomic - RWITM_ATOMIC
RESERVED	0 0	0 X	1 1		Reserved
RWNITC	0 0	1 0	1 1		Read-with-no-intent-to-cache :Single-beat read or burst RWNITC
RESERVED	0 0	1 1	1 1		Reserved
RESERVED	0 1	X X	0 1		Reserved
RESERVED_CUSTOMER	0 1	X X	1 1		Reserved for customer

Table 3-12 shows the definitions for name, bit pattern, and meaning of the T\_Size group symbols in file MPC7410\_QD\_T\_Size.

**Table 3-12: MPC7410\_QD\_T\_Size group symbol table definitions**

Symbol	T_Size group value			Description
	TS_ TBST_	TSIZ0 TSIZ1 TSIZ2		
RESERVED	0 0	0 0 0		Reserved
BURST_16_BYTES	0 0	0 0 1		Burst (16 bytes) reserved for system use
BURST_32_BYTES	0 0	0 1 0		Burst (32 bytes) reserved for system use
BURST_64_BYTES	0 0	0 1 1		Reserved (64 bytes bursts)
RESERVED	0 0	1 X X		Reserved
N_BURST_8_BYTES	0 1	0 0 0		8 bytes
N_BURST_1_BYTES	0 1	0 0 1		1 byte
N_BURST_2_BYTES	0 1	0 1 0		2 bytes
N_BURST_3_BYTES	0 1	0 1 1		3 bytes
N_BURST_4_BYTES	0 1	1 0 0		4 bytes
N_BURST_5_BYTES	0 1	1 0 1		5 bytes
N_BURST_6_BYTES	0 1	1 1 0		6 bytes
N_BURST_7_BYTES	0 1	1 1 1		7 bytes

Information on basic operations describes how to use symbolic values for triggering and for displaying other channel groups symbolically, such as for the Address channel group.

## Channel Assignment Tables

Channel assignments shown in Table 3-13 through Table 3-45 use the following conventions:

- All signals are required by the support unless indicated otherwise.
- Channels are shown starting with the most significant bit (MSB) descending to the least significant bit (LSB).
- Channel group assignments are for all modules, unless otherwise noted.
- An underscore ( \_ ) following a signal name indicates an active low signal.
- An equals sign (=) following a signal name indicates that it is double probed.
- The prefix \$0\_ represents the master module and the prefix \$1\_ represents the slave module assignments.
- The signal SYSCLK is used as the reference clock.

### Channel Assignment for MPC7410

Table 3-13 shows the probe section and channel assignments for the logic analyzer Address group and the microprocessor signal to which each channel connects. By default, this channel group is displayed in hexadecimal.

**Table 3-13: Address group channel assignments for MPC7410**

AMP mictor connector pin assignment	Section:channel	MPC7410 signal name
Mictor A pin 07	A3:7	A0 (MSB)
Mictor A pin 09	A3:6	A1
Mictor A pin 11	A3:5	A2
Mictor A pin 13	A3:4	A3
Mictor A pin 15	A3:3	A4
Mictor A pin 17	A3:2	A5
Mictor A pin 19	A3:1	A6
Mictor A pin 21	A3:0	A7
Mictor A pin 23	A2:7	A8
Mictor A pin 25	A2:6	A9
Mictor A pin 27	A2:5	A10
Mictor A pin 29	A2:4	A11
Mictor A pin 31	A2:3	A12
Mictor A pin 33	A2:2	A13
Mictor A pin 35	A2:1	A14

**Table 3- 13: Address group channel assignments for MPC7410 (cont.)**

<b>AMP mictor connector pin assignment</b>	<b>Section:channel</b>	<b>MPC7410 signal name</b>
Mictor A pin 37	A2:0	A15
Mictor A pin 38	A0:0	A31 (LSB)
Mictor A pin 36	A0:1	A30
Mictor A pin 34	A0:2	A29
Mictor A pin 32	A0:3	A28
Mictor A pin 30	A0:4	A27
Mictor A pin 28	A0:5	A26
Mictor A pin 26	A0:6	A25
Mictor A pin 24	A0:7	A24
Mictor A pin 22	A1:0	A23
Mictor A pin 20	A1:1	A22
Mictor A pin 18	A1:2	A21
Mictor A pin 16	A1:3	A20
Mictor A pin 14	A1:4	A19
Mictor A pin 12	A1:5	A18
Mictor A pin 10	A1:6	A17
Mictor A pin 08	A1:7	A16

Table 3-14 shows the probe section and channel assignments for the High\_Data group and the microprocessor signal to which each channel connects. By default, this channel group is displayed in hexadecimal.

**Table 3- 14: High\_Data group channel assignments for MPC7410**

<b>AMP mictor connector pin assignment</b>	<b>Section:channel</b>	<b>MPC7410 signal name</b>
Mictor E pin 07	E3:7	DH0 D0 (MSB)
Mictor E pin 09	E3:6	DH1
Mictor E pin 11	E3:5	DH2
Mictor E pin 13	E3:4	DH3
Mictor E pin 15	E3:3	DH4
Mictor E pin 17	E3:2	DH5
Mictor E pin 19	E3:1	DH6
Mictor E pin 21	E3:0	DH7
Mictor E pin 23	E2:7	DH8

**Table 3- 14: High\_Data group channel assignments for MPC7410 (cont.)**

<b>AMP mictor connector pin assignment</b>	<b>Section:channel</b>	<b>MPC7410 signal name</b>
Mictor E pin 25	E2:6	DH9
Mictor E pin 27	E2:5	DH10
Mictor E pin 29	E2:4	DH11
Mictor E pin 31	E2:3	DH12
Mictor E pin 33	E2:2	DH13
Mictor E pin 35	E2:1	DH14
Mictor E pin 37	E2:0	DH15
Mictor E pin 38	E0:0	DH31 D31
Mictor E pin 36	E0:1	DH30
Mictor E pin 34	E0:2	DH29
Mictor E pin 32	E0:3	DH28
Mictor E pin 30	E0:4	DH27
Mictor E pin 28	E0:5	DH26
Mictor E pin 26	E0:6	DH25
Mictor E pin 24	E0:7	DH24
Mictor E pin 22	E1:0	DH23
Mictor E pin 20	E1:1	DH22
Mictor E pin 18	E1:2	DH21
Mictor E pin 16	E1:3	DH20
Mictor E pin 14	E1:4	DH19
Mictor E pin 12	E1:5	DH18
Mictor E pin 10	E1:6	DH17
Mictor E pin 08	E1:7	DH16

Table 3-15 shows the probe section and channel assignments for the Low\_Data group and the microprocessor signal to which each channel connects. By default, this channel group is displayed in hexadecimal.

**Table 3- 15: Low\_Data group channel assignments for MPC7410**

<b>AMP mictor connector pin assignment</b>	<b>Section:channel</b>	<b>MPC7410 signal name</b>
Mictor D pin 07	D3:7	DL0 D32
Mictor D pin 09	D3:6	DL1
Mictor D pin 11	D3:5	DL2

**Table 3- 15: Low \_Data group channel assignments for MPC7410 (cont.)**

<b>AMP mictor connector pin assignment</b>	<b>Section:channel</b>	<b>MPC7410 signal name</b>
Mictor D pin 13	D3:4	DL3
Mictor D pin 15	D3:3	DL4
Mictor D pin 17	D3:2	DL5
Mictor D pin 19	D3:1	DL6
Mictor D pin 21	D3:0	DL7
Mictor D pin 23	D2:7	DL8
Mictor D pin 25	D2:6	DL9
Mictor D pin 27	D2:5	DL10
Mictor D pin 29	D2:4	DL11
Mictor D pin 31	D2:3	DL12
Mictor D pin 33	D2:2	DL13
Mictor D pin 35	D2:1	DL14
Mictor D pin 37	D2:0	DL15
Mictor D pin 38	D0:0	DL31 D63 (LSB)
Mictor D pin 36	D0:1	DL30
Mictor D pin 34	D0:2	DL29
Mictor D pin 32	D0:3	DL27
Mictor D pin 30	D0:4	DL27
Mictor D pin 28	D0:5	DL26
Mictor D pin 26	D0:6	DL25
Mictor D pin 24	D0:7	DL24
Mictor D pin 22	D1:0	DL23
Mictor D pin 20	D1:1	DL22
Mictor D pin 18	D1:2	DL21
Mictor D pin 16	D1:3	DL20
Mictor D pin 14	D1:4	DL19
Mictor D pin 12	D1:5	DL18
Mictor D pin 10	D1:6	DL17
Mictor D pin 08	D1:7	DL16

Table 3-16 shows the probe section and channel assignments for the Control group and the microprocessor signal to which each channel connects. By default, this channel group is displayed in symbols. The symbol table filename is MPC7410\_Control on logic analyzer.

**Table 3-16: Control group channel assignments for MPC7410**

<b>AMP mictor connector pin assignment</b>	<b>Section:channel</b>	<b>MPC7410 signal name</b>
Mictor C pin 12	C1:5	BR_
Mictor C pin 13	C3:4	BG_
Mictor C pin 29	C2:4	ABB_
Mictor C pin 33	C2:2	TS_
Mictor C pin 17	C3:2	TBST_
Mictor C pin 28	C0:5	GBL_
Mictor C pin 08	C1:7	WT_
Mictor C pin 21	C3:0	CI_
Mictor C pin 35	C2:1	AACK_
Mictor C pin 37	C2:0	ARTRY_
Mictor C pin 14	C1:4	DBG=_
Mictor C pin 30	C0:4	DBWO_
Mictor D pin 06	Clock 2	DBB_
Mictor A pin 06	Clock 1	TA_
Mictor A pin 05	Clock 0	TEA_
Mictor C pin 31	C2:3	DRTRY/DTI[1]
Mictor C pin 20	C1:1	HRESET_

Table 3-17 shows the probe section and channel assignments for the Transfer group and the microprocessor signal to which each channel connects. By default, this channel group is displayed in symbols. The symbol table filename is MPC7410\_Transfer on logic analyzer.

**Table 3-17: Transfer group channel assignments for MPC7410**

<b>AMP mictor connector pin assignment</b>	<b>Section:channel</b>	<b>MPC7410 signal name</b>
Mictor C pin 33	C2:2	TS_
Mictor C pin 19	C3:1	TT0
Mictor C pin 24	C0:7	TT1
Mictor C pin 09	C3:6	TT2

**Table 3-17: Transfer group channel assignments for MPC7410 (cont.)**

<b>AMP mictor connector pin assignment</b>	<b>Section:channel</b>	<b>MPC7410 signal name</b>
Mictor C pin 07	C3:7	TT3
Mictor C pin 18	C1:2	TT4

Table 3-18 shows the probe section and channel assignments for the T\_Size group and the microprocessor signal to which each channel connects. By default, this channel group is displayed as symbols. The symbol table filename is MPC7410\_T\_Size on logic analyzer.

**Table 3-18: T\_Size group channel assignments for MPC7410**

<b>AMP mictor connector pin assignment</b>	<b>Section:channel</b>	<b>MPC7410 signal name</b>
Mictor C pin 33	C2:2	TS_
Mictor C pin 17	C3:2	TBST_
Mictor C pin 25	C2:6	TSIZ0
Mictor C pin 23	C2:7	TSIZ1
Mictor C pin 15	C3:3	TSIZ2

Table 3-19 shows the probe section and channel assignments for the Misc group and the microprocessor signal to which each channel connects. By default, this channel group is displayed in hexadecimal.

**Table 3-19: Misc group channel assignments for MPC7410**

<b>AMP mictor connector pin assignment</b>	<b>Section:channel</b>	<b>MPC7410 signal name</b>
Mictor C pin 05	Clock 3	SYSCLK
Mictor E pin 06	Qual 2	DRDY_
Mictor C pin 11	C3:5	AMON_
Mictor D pin 05	Qual 0	DMON_
Mictor C pin 16	C1:3	SHD/SHD[0]
Mictor C pin 10	C1:6	SHD[1]



Table 3-20 shows the probe section and channel assignments for the DTI group and the microprocessor signal to which each channel connects. By default, this channel group is displayed in hexadecimal.

**Table 3-20: DTI group channel assignments for MPC7410**

AMP mictor connector pin assignment	Section:channel	MPC7410 signal name
Mictor E pin 05	Qual 3	DBG_
Mictor A pin 06	Clock 1	TA_
Mictor C pin 26	C0:6	DTI[0]
Mictor C pin 31	C2:3	DRTRY_/DTI[1]
Mictor C pin 34	C0:2	DTI[2]
Mictor C pin 38	C0:0	DTI[3]

### Channel Assignments for MPC7450

Table 3-21 shows the probe section and channel assignments for the MSB\_Addr group and the microprocessor signal to which each channel connects. By default, this channel group is displayed in hexadecimal.

**Table 3-21: MSB\_Addr group channel assignments for MPC7450**

AMP mictor connector pin assignment	Section:channel	MPC7450 signal name
Mictor A pin 07	A3:7	A0 (MSB)
Mictor A pin 09	A3:6	A1
Mictor A pin 11	A3:5	A2
Mictor A pin 13	A3:4	A3

Table 3-22 shows the probe section and channel assignments for the Address group and the microprocessor signal to which each channel connects. By default, this channel group is displayed in hexadecimal.

**Table 3-22: Address group channel assignments for MPC7450**

AMP mictor connector pin assignment	Section:channel	MPC7450 signal name
Mictor A pin 15	A3:3	A4
Mictor A pin 17	A3:2	A5

**Table 3-22: Address group channel assignments for MPC7450 (cont.)**

<b>AMP mictor connector pin assignment</b>	<b>Section:channel</b>	<b>MPC7450 signal name</b>
Mictor A pin 19	A3:1	A6
Mictor A pin 21	A3:0	A7
Mictor A pin 23	A2:7	A8
Mictor A pin 25	A2:6	A9
Mictor A pin 27	A2:5	A10
Mictor A pin 29	A2:4	A11
Mictor A pin 31	A2:3	A12
Mictor A pin 33	A2:2	A13
Mictor A pin 35	A2:1	A14
Mictor A pin 37	A2:0	A15
Mictor A pin 38	A0:0	A31
Mictor A pin 36	A0:1	A30
Mictor A pin 34	A0:2	A29
Mictor A pin 32	A0:3	A28
Mictor A pin 30	A0:4	A27
Mictor A pin 28	A0:5	A26
Mictor A pin 26	A0:6	A25
Mictor A pin 24	A0:7	A24
Mictor A pin 22	A1:0	A23
Mictor A pin 20	A1:1	A22
Mictor A pin 18	A1:2	A21
Mictor A pin 16	A1:3	A20
Mictor A pin 14	A1:4	A19
Mictor A pin 12	A1:5	A18
Mictor A pin 10	A1:6	A17
Mictor A pin 08	A1:7	A16
Mictor C pin 27	C2:5	A32
Mictor C pin 22	C1:0	A33
Mictor C pin 32	C0:3	A34
Mictor C pin 36	C0:1	A35 (LSB)

Table 3-23 shows the probe section and channel assignments for the logic analyzer Low\_Data group and the microprocessor signal to which each channel connects. By default, this channel group is displayed in hexadecimal.

**Table 3-23: Low\_Data group channel assignments for MPC7450**

AMP mictor connector pin assignment	Section:channel	MPC7450 signal name
Mictor D pin 07	D3:7	DL0 D32
Mictor D pin 09	D3:6	DL1
Mictor D pin 11	D3:5	DL2
Mictor D pin 13	D3:4	DL3
Mictor D pin 15	D3:3	DL4
Mictor D pin 17	D3:2	DL5
Mictor D pin 19	D3:1	DL6
Mictor D pin 21	D3:0	DL7
Mictor D pin 23	D2:7	DL8
Mictor D pin 25	D2:6	DL9
Mictor D pin 27	D2:5	DL10
Mictor D pin 29	D2:4	DL11
Mictor D pin 31	D2:3	DL12
Mictor D pin 33	D2:2	DL13
Mictor D pin 35	D2:1	DL14
Mictor D pin 37	D2:0	DL15
Mictor D pin 38	D0:0	DL31
Mictor D pin 36	D0:1	DL30 D63 (LSB)
Mictor D pin 34	D0:2	DL29
Mictor D pin 32	D0:3	DL28
Mictor D pin 30	D0:4	DL27
Mictor D pin 28	D0:5	DL26
Mictor D pin 26	D0:6	DL25
Mictor D pin 24	D0:7	DL24
Mictor D pin 22	D1:0	DL23
Mictor D pin 20	D1:1	DL22
Mictor D pin 18	D1:2	DL21
Mictor D pin 16	D1:3	DL20

**Table 3-23: Low\_Data group channel assignments for MPC7450 (cont.)**

<b>AMP mictor connector pin assignment</b>	<b>Section:channel</b>	<b>MPC7450 signal name</b>
Mictor D pin 14	D1:4	DL19
Mictor D pin 12	D1:5	DL18
Mictor D pin 10	D1:6	DL17
Mictor D pin 08	D1:7	DL16

Table 3-24 shows the probe section and channel assignments for the High\_Data group and the microprocessor signal to which each channel connects. By default, this channel group is displayed in hexadecimal.

**Table 3-24: High\_Data group channel assignments for MPC7450**

<b>AMP mictor connector pin assignment</b>	<b>Section:channel</b>	<b>MPC7450 signal name</b>
Mictor E pin 07	E3:7	DH0 D0 (MSB)
Mictor E pin 09	E3:6	DH1
Mictor E pin 11	E3:5	DH2
Mictor E pin 13	E3:4	DH3
Mictor E pin 15	E3:3	DH4
Mictor E pin 17	E3:2	DH5
Mictor E pin 19	E3:1	DH6
Mictor E pin 21	E3:0	DH7
Mictor E pin 23	E2:7	DH8
Mictor E pin 25	E2:6	DH9
Mictor E pin 27	E2:5	DH10
Mictor E pin 29	E2:4	DH11
Mictor E pin 31	E2:3	DH12
Mictor E pin 33	E2:2	DH13
Mictor E pin 35	E2:1	DH14
Mictor E pin 37	E2:0	DH15
Mictor E pin 38	E0:0	DH31 D31
Mictor E pin 36	E0:1	DH30
Mictor E pin 34	E0:2	DH29

**Table 3-24: High\_Data group channel assignments for MPC7450 (cont.)**

<b>AMP mictor connector pin assignment</b>	<b>Section:channel</b>	<b>MPC7450 signal name</b>
Mictor E pin 32	E0:3	DH28
Mictor E pin 30	E0:4	DH27
Mictor E pin 28	E0:5	DH26
Mictor E pin 26	E0:6	DH25
Mictor E pin 24	E0:7	DH24
Mictor E pin 22	E1:0	DH23
Mictor E pin 20	E1:1	DH22
Mictor E pin 18	E1:2	DH21
Mictor E pin 16	E1:3	DH20
Mictor E pin 14	E1:4	DH19
Mictor E pin 12	E1:5	DH18
Mictor E pin 10	E1:6	DH17
Mictor E pin 08	E1:7	DH16

Table 3-25 shows the probe section and channel assignments for the logic analyzer Control group and the microprocessor signal to which each channel connects. By default, this channel group is displayed in symbols. The symbol table filename is MPC7450\_Control on logic analyzer.

**Table 3-25: Control group channel assignments for MPC7450**

<b>AMP mictor connector pin assignment</b>	<b>Section:channel</b>	<b>MPC7450 signal name</b>
Mictor C pin 12	C1:5	BR_
Mictor C pin 13	C3:4	BG_
Mictor C pin 29	C2:4	ABB_
Mictor C pin 33	C2:2	TS_
Mictor C pin 17	C3:2	TBST_
Mictor C pin 28	C0:5	GBL_
Mictor C pin 08	C1:7	WT_
Mictor C pin 21	C3:0	CI_
Mictor C pin 35	C2:1	AACK_

**Table 3-25: Control group channel assignments for MPC7450 (cont.)**

<b>AMP mictor connector pin assignment</b>	<b>Section:channel</b>	<b>MPC7450 signal name</b>
Mictor C pin 37	C2:0	ARTRY_
Mictor C pin 14	C1:4	DBG=_
Mictor C pin 30	C0:4	DBWO_
Mictor D pin 06	Clock 2	DBB_
Mictor A pin 06	Clock 1	TA_
Mictor A pin 05	Clock 0	TEA_
Mictor C pin 31	C2:3	DRTRY_/DTI[1]
Mictor C pin 20	C1:1	HRESET_

Table 3-26 shows the probe section and channel assignments for the logic analyzer Transfer group and the microprocessor signal to which each channel connects. By default, this is displayed in symbols. The symbol table filename is MPC7450\_Transfer on logic analyzer.

**Table 3-26: Transfer group channel assignments for MPC7450**

<b>AMP mictor connector pin assignment</b>	<b>Section:channel</b>	<b>MPC7450 signal name</b>
Mictor C pin 33	C2:2	TS_
Mictor C pin 19	C3:1	TT0
Mictor C pin 24	C0:7	TT1
Mictor C pin 09	C3:6	TT2
Mictor C pin 07	C3:7	TT3
Mictor C pin 18	C1:2	TT4

Table 3-27 shows the probe section and channel assignments for the logic analyzer Transfer Size group and the microprocessor signal to which each channel connects. By default, this is displayed in symbols. The symbol table filename is MPC7450\_T\_Size on logic analyzer.

**Table 3-27: Transfer Size group assignments for MPC7450**

<b>AMP mictor connector pin assignment</b>	<b>Section:channel</b>	<b>MPC7450 signal name</b>
Mictor C pin 33	C2:2	TS_
Mictor C pin 17	C3:2	TBST_
Mictor C pin 25	C2:6	TSIZ0
Mictor C pin 23	C2:7	TSIZ1
Mictor C pin 15	C3:3	TSIZ2

Table 3-28 shows the probe section and channel assignments for the logic analyzer Misc group and the microprocessor signal to which each channel connects. By default, this is displayed in hexadecimal.

**Table 3-28: Misc group assignments for MPC7450**

<b>AMP mictor connector pin assignment</b>	<b>Section:channel</b>	<b>MPC7450 signal name</b>
Mictor C pin 05	Clock 3	SYSClk*
Mictor E pin 06	Qual 2	DRDY_
Mictor C pin 11	C3:5	AMON_
Mictor D pin 05	Qual 0	DMON_
Mictor C pin 16	C1:3	SHD_/SHD[0]
Mictor C pin 10	C1:6	SHD[1]

\* **Reference clock**

Table 3-29 shows the probe section and channel assignments for the logic analyzer DTI group and the microprocessor signal to which each channel connects. By default, this is displayed in hexadecimal.

**Table 3-29: DTI group assignments for MPC7450**

<b>AMP mictor connector pin assignment</b>	<b>Section:channel</b>	<b>MPC7450 signal name</b>
Mictor E pin 05	Qual 3	DBG_
Mictor A pin 06	Clock 1	TA_
Mictor C pin 26	C0:6	DTI[0]
Mictor C pin 31	C2:3	DRTRY_/DTI[1]
Mictor C pin 34	C0:2	DTI[2]
Mictor C pin 38	C0:0	DTI[3]

### Channel Assignments for MPC7410\_ALT

Table 3-30 shows the probe section and channel assignments for the Address group and the microprocessor signal to which each channel connects. By default, this channel group is displayed in hexadecimal.

**Table 3-30: Address group channel assignments for MPC7410\_ALT**

<b>AMP mictor connector pin assignment</b>	<b>Section:channel</b>	<b>MPC7410_ALT signal name</b>
Mictor A pin 07	A3:7	A4 A0 (MSB)
Mictor A pin 09	A3:6	A5
Mictor A pin 11	A3:5	A6
Mictor A pin 13	A3:4	A7
Mictor A pin 15	A3:3	A8
Mictor A pin 17	A3:2	A9
Mictor A pin 19	A3:1	A10
Mictor A pin 21	A3:0	A11
Mictor A pin 23	A2:7	A12
Mictor A pin 25	A2:6	A13
Mictor A pin 27	A2:5	A14
Mictor A pin 29	A2:4	A15
Mictor A pin 31	A2:3	A16
Mictor A pin 33	A2:2	A17



**Table 3-30: Address group channel assignments for MPC7410\_ALT (cont.)**

<b>AMP mictor connector pin assignment</b>	<b>Section:channel</b>	<b>MPC7410_ALT signal name</b>
Mictor A pin 35	A2:1	A18
Mictor A pin 37	A2:0	A19
Mictor A pin 08	A1:7	A20
Mictor A pin 10	A1:6	A21
Mictor A pin 12	A1:5	A22
Mictor A pin 14	A1:4	A23
Mictor A pin 16	A1:3	A24
Mictor A pin 18	A1:2	A25
Mictor A pin 20	A1:1	A26
Mictor A pin 22	A1:0	A27
Mictor A pin 24	A0:7	A28
Mictor A pin 26	A0:6	A29
Mictor A pin 28	A0:5	A30
Mictor A pin 30	A0:4	A31
Mictor A pin 32	A0:3	A32
Mictor A pin 34	A0:2	A33
Mictor A pin 36	A0:1	A34
Mictor A pin 38	A0:0	A35    A31 (LSB)

Table 3-31 shows the probe section and channel assignments for the High\_Data group and the microprocessor signal to which each channel connects. By default, this channel group is displayed in hexadecimal.

**Table 3-31: High\_Data group channel assignments for MPC7410\_ALT**

<b>AMP mictor connector pin assignment</b>	<b>Section:channel</b>	<b>MPC7410_ALT signal name</b>
Mictor D pin 07	D3:7	DH0    D0(MSB)
Mictor D pin 09	D3:6	DH1
Mictor D pin 11	D3:5	DH2
Mictor D pin 13	D3:4	DH3
Mictor D pin 15	D3:3	DH4

**Table 3-31: High\_Data group channel assignments for MPC7410\_ALT (cont.)**

<b>AMP mictor connector pin assignment</b>	<b>Section:channel</b>	<b>MPC7410_ALT signal name</b>
Mictor D pin 17	D3:2	DH5
Mictor D pin 19	D3:1	DH6
Mictor D pin 21	D3:0	DH7
Mictor D pin 23	D2:7	DH8
Mictor D pin 25	D2:6	DH9
Mictor D pin 27	D2:5	DH10
Mictor D pin 29	D2:4	DH11
Mictor D pin 31	D2:3	DH12
Mictor D pin 33	D2:2	DH13
Mictor D pin 35	D2:1	DH14
Mictor D pin 37	D2:0	DH15
Mictor D pin 08	D1:7	DH16
Mictor D pin 10	D1:6	DH17
Mictor D pin 12	D1:5	DH18
Mictor D pin 14	D1:4	DH19
Mictor D pin 16	D1:3	DH20
Mictor D pin 18	D1:2	DH21
Mictor D pin 20	D1:1	DH22
Mictor D pin 22	D1:0	DH23
Mictor D pin 24	D0:7	DH24
Mictor D pin 26	D0:6	DH25
Mictor D pin 28	D0:5	DH26
Mictor D pin 30	D0:4	DH27
Mictor D pin 32	D0:3	DH28
Mictor D pin 34	D0:2	DH29
Mictor D pin 36	D0:1	DH30
Mictor D pin 38	D0:0	DH31 D31

Table 3-32 shows the probe section and channel assignments for the Low\_Data group and the microprocessor signal to which each channel connects. By default, this channel group is displayed in hexadecimal.

**Table 3-32: Low\_Data group channel assignments for MPC7410\_ALT**

AMP mictor connector pin assignment	Section:channel	MPC7410_ALT signal name
Mictor D pin 07	D3:7	DL0 D32
Mictor D pin 09	D3:6	DL1
Mictor D pin 11	D3:5	DL2
Mictor D pin 13	D3:4	DL3
Mictor D pin 15	D3:3	DL4
Mictor D pin 17	D3:2	DL5
Mictor D pin 19	D3:1	DL6
Mictor D pin 21	D3:0	DL7
Mictor D pin 23	D2:7	DL8
Mictor D pin 25	D2:6	DL9
Mictor D pin 27	D2:5	DL10
Mictor D pin 29	D2:4	DL11
Mictor D pin 31	D2:3	DL12
Mictor D pin 33	D2:2	DL13
Mictor D pin 35	D2:1	DL14
Mictor D pin 37	D2:0	DL15
Mictor D pin 08	D1:7	DL16
Mictor D pin 10	D1:6	DL17
Mictor D pin 12	D1:5	DL18
Mictor D pin 14	D1:4	DL19
Mictor D pin 16	D1:3	DL20
Mictor D pin 18	D1:2	DL21
Mictor D pin 20	D1:1	DL22
Mictor D pin 22	D1:0	DL23
Mictor D pin 24	D0:7	DL24
Mictor D pin 26	D0:6	DL25
Mictor D pin 28	D0:5	DL26
Mictor D pin 30	D0:4	DL27

**Table 3-32: Low\_Data group channel assignments for MPC7410\_ALT**

<b>AMP mictor connector pin assignment</b>	<b>Section:channel</b>	<b>MPC7410_ALT signal name</b>
Mictor D pin 32	D0:3	DL28
Mictor D pin 34	D0:2	DL29
Mictor D pin 36	D0:1	DL30
Mictor D pin 38	D0:0	DL31 D63 (LSB)

Table 3-33 shows the probe section and channel assignments for the logic analyzer Control group and the microprocessor signal to which each channel connects. By default, this is displayed in symbols. The symbol table filename is MPC7410\_ALT\_Control on logic analyzer.

**Table 3-33: Control group channel assignments for MPC7410\_ALT**

<b>AMP mictor connector pin assignment</b>	<b>Section:channel</b>	<b>MPC7410_ALT signal name</b>
Mictor C pin 15	C3:3	P0_DRDY_
Mictor C pin 09	C3:6	P0_BG_
Mictor C pin 35	C2:1	P1_DRDY_
Mictor A pin 05	CLOCK:0	TS_
Mictor C pin 28	C0:5	TBST_
Mictor C pin 16	C1:3	P1_BG_
Mictor C pin 30	C0:4	WT_
Mictor C pin 13	C3:4	P0_HIT_
Mictor C pin 05	CLOCK:3	AACK_
Mictor C pin 37	C2:0	ARTRY_
Mictor C pin 11	C3:5	P0_DBG_
Mictor C pin 17	C3:2	P0_DT10/DBWO_
Mictor C pin 07	C3:7	P1_HIT_
Mictor C pin 06	QUAL:1	TA_
Mictor C pin 08	C1:7	TEA_
Mictor C pin 32	C0:3	PI_DT10/DBWO_
Mictor C pin 25	C2:6	P1_DBG_

Table 3-34 shows the probe section and channel assignments for the logic analyzer Transfer group and the microprocessor signal to which each channel connects. By default, this is displayed in symbols. The symbol table filename is MPC7410\_ALT\_Transfer on logic analyzer.

**Table 3-34: Transfer group channel assignments for MPC7410\_ALT**

<b>AMP mictor connector pin assignment</b>	<b>Section:channel</b>	<b>MPC7410_ALT signal name</b>
Mictor A pin 05	CLOCK:0	TS_
Mictor C pin 18	C1:2	TT0
Mictor C pin 20	C1:1	TT1
Mictor C pin 22	C1:0	TT2
Mictor C pin 24	C0:7	TT3
Mictor C pin 26	C0:6	TT4

Table 3-35 shows the probe section and channel assignments for the logic analyzer Transfer Size group and the microprocessor signal to which each channel connects. By default, this is displayed in symbols.

**Table 3-35: Transfer Size group assignments for MPC7410\_ALT**

<b>AMP mictor connector pin assignment</b>	<b>Section:channel</b>	<b>MPC7410_ALT signal name</b>
Mictor A pin 05	CLOCK:0	TS_
Mictor C pin 28	C0:5	TBST_
Mictor C pin 10	C1:6	TSIZ0
Mictor C pin 12	C1:5	TSIZ1
Mictor C pin 14	C1:4	TSIZ2

Table 3-36 shows the probe section and channel assignments for the logic analyzer ODT group and the microprocessor signal to which each channel connects. By default, this is displayed in hexadecimal.

**Table 3-36: ODT group assignments for MPC7410\_ALT**

<b>AMP mictor connector pin assignment</b>	<b>Section:channel</b>	<b>MPC7410_ALT signal name</b>
Mictor C pin 27	C2:5	ODT0
Mictor C pin 29	C2:4	ODT1
Mictor C pin 31	C2:3	ODT2
Mictor C pin 33	C2:2	ODT3
Mictor C pin 09	C3:6	P0_BG_
Mictor C pin 16	C1:1	P1_BG_

Table 3-37 shows the probe section and channel assignments for the logic analyzer P0\_Signals group and the microprocessor signal to which each channel connects. By default, this is displayed in hexadecimal.

**Table 3-37: P0\_Signals group assignments for MPC7410\_ALT**

<b>AMP mictor connector pin assignment</b>	<b>Section:channel</b>	<b>MPC7410_ALT signal name</b>
Mictor C pin 17	C3:2	P0_DT10/DBWO_
Mictor C pin 19	C3:1	P0_DT11
Mictor C pin 21	C3:0	P0_DT12
Mictor C pin 23	C2:7	P0_DT13
Mictor C pin 05	QUAL:0	P0_BR_
Mictor C pin 09	C3:6	P0_BG_
Mictor C pin 11	C3:5	P0_DBG_
Mictor C pin 13	C3:4	P0_HIT_
Mictor C pin 15	C3:3	P0_DRDY_

Table 3-38 shows the probe section and channel assignments for the logic analyzer P1\_Signals group and the microprocessor signal to which each channel connects. By default, this is displayed in hexadecimal.

**Table 3-38: P1\_Signals group assignments for MPC7410\_ALT**

AMP mictor connector pin assignment	Section:channel	MPC7410_ALT signal name
Mictor C pin 32	C0:3	P1_DT10/DBWO_
Mictor C pin 34	C0:2	P1_DT11
Mictor C pin 36	C0:1	P1_DT12
Mictor C pin 38	C0:0	P1_DT13
Mictor D pin 06	CLOCK:2	P1_BR_
Mictor C pin 16	C1:3	P1_BG_
Mictor C pin 25	C2:6	P1_DBG_
Mictor C pin 07	C3:7	P1_HIT_
Mictor C pin 35	C2:1	P1_DRDY_

Table 3-39 shows the probe section and channel assignments for the logic analyzer Misc group and the microprocessor signal to which each channel connects. By default, this is displayed in hexadecimal.

**Table 3-39: Misc group assignments for MPC7410\_ALT**

AMP mictor connector pin assignment	Section:channel	MPC7410_ALT signal name
Mictor A pin 06	CLOCK:1	SYSClk*
Mictor C pin 16	C1:3	P1_BG_

\* Reference clock

## Channel Assignments for MPC7410\_QD

Table 3-40 shows the probe section and channel assignments for the Address group and the microprocessor signal to which each channel connects. By default, this channel group is displayed in hexadecimal.

**Table 3-40: Address group channel assignments for MPC7410\_QD**

AMP mictor connector pin assignment	Section:channel	MPC7410_QD signal name
Mictor A pin 07	\$0_A3:7	A4 A0 (MSB)
Mictor A pin 09	\$0_A3:6	A5
Mictor A pin 11	\$0_A3:5	A6
Mictor A pin 13	\$0_A3:4	A7
Mictor A pin 15	\$0_A3:3	A8
Mictor A pin 17	\$0_A3:2	A9
Mictor A pin 19	\$0_A3:1	A10
Mictor A pin 21	\$0_A3:0	A11
Mictor A pin 23	\$0_A2:7	A12
Mictor A pin 25	\$0_A2:6	A13
Mictor A pin 27	\$0_A2:5	A14
Mictor A pin 29	\$0_A2:4	A15
Mictor A pin 31	\$0_A2:3	A16
Mictor A pin 33	\$0_A2:2	A17
Mictor A pin 35	\$0_A2:1	A18
Mictor A pin 37	\$0_A2:0	A19
Mictor A pin 08	\$0_A1:7	A20
Mictor A pin 10	\$0_A1:6	A21
Mictor A pin 12	\$0_A1:5	A22
Mictor A pin 14	\$0_A1:4	A23
Mictor A pin 16	\$0_A1:3	A24
Mictor A pin 18	\$0_A1:2	A25
Mictor A pin 20	\$0_A1:1	A26
Mictor A pin 22	\$0_A1:0	A27
Mictor A pin 24	\$0_A0:7	A28
Mictor A pin 26	\$0_A0:6	A29
Mictor A pin 28	\$0_A0:5	A30
Mictor A pin 30	\$0_A0:4	A31



**Table 3-40: Address group channel assignments for MPC7410\_QD (cont.)**

AMP mictor connector pin assignment	Section:channel	MPC7410_QD signal name
Mictor A pin 32	\$0_A0:3	A32
Mictor A pin 34	\$0_A0:2	A33
Mictor A pin 36	\$0_A0:1	A34
Mictor A pin 38	\$0_A0:0	A35    A31 (LSB)

Table 3-41 shows the probe section and channel assignments for the High\_Data group and the microprocessor signal to which each channel connects. By default, this channel group is displayed in hexadecimal.

**Table 3-41: High\_Data group channel assignments for MPC7410\_QD**

AMP mictor connector pin assignment	Section:channel	MPC7410_QD signal name
Mictor D pin 07	\$0_D3:7	DH0    D0 (MSB)
Mictor D pin 09	\$0_D3:6	DH1
Mictor D pin 11	\$0_D3:5	DH2
Mictor D pin 13	\$0_D3:4	DH3
Mictor D pin 15	\$0_D3:3	DH4
Mictor D pin 17	\$0_D3:2	DH5
Mictor D pin 19	\$0_D3:1	DH6
Mictor D pin 21	\$0_D3:0	DH7
Mictor D pin 23	\$0_D2:7	DH8
Mictor D pin 25	\$0_D2:6	DH9
Mictor D pin 27	\$0_D2:5	DH10
Mictor D pin 29	\$0_D2:4	DH11
Mictor D pin 31	\$0_D2:3	DH12
Mictor D pin 33	\$0_D2:2	DH13
Mictor D pin 35	\$0_D2:1	DH14
Mictor D pin 37	\$0_D2:0	DH15
Mictor D pin 08	\$0_D1:7	DH16
Mictor D pin 10	\$0_D1:6	DH17
Mictor D pin 12	\$0_D1:5	DH18

**Table 3-41: High\_Data group channel assignments for MPC7410\_QD (cont.)**

<b>AMP mictor connector pin assignment</b>	<b>Section:channel</b>	<b>MPC7410_QD signal name</b>
Mictor D pin 14	\$0_D1:4	DH19
Mictor D pin 16	\$0_D1:3	DH20
Mictor D pin 18	\$0_D1:2	DH21
Mictor D pin 20	\$0_D1:1	DH22
Mictor D pin 22	\$0_D1:0	DH23
Mictor D pin 24	\$0_D0:7	DH24
Mictor D pin 26	\$0_D0:6	DH25
Mictor D pin 28	\$0_D0:5	DH26
Mictor D pin 30	\$0_D0:4	DH27
Mictor D pin 32	\$0_D0:3	DH28
Mictor D pin 34	\$0_D0:2	DH29
Mictor D pin 36	\$0_D0:1	DH30
Mictor D pin 38	\$0_D0:0	DH31 D31

Table 3-42 shows the probe section and channel assignments for the Low\_Data group and the microprocessor signal to which each channel connects. By default, this channel group is displayed in hexadecimal.

**Table 3-42: Low\_Data group channel assignments for MPC7410\_QD**

<b>AMP mictor connector pin assignment</b>	<b>Section:channel</b>	<b>MPC7410_QD signal name</b>
Mictor D pin 07	\$1_D3:7	DL0 D32
Mictor D pin 09	\$1_D3:6	DL1
Mictor D pin 11	\$1_D3:5	DL2
Mictor D pin 13	\$1_D3:4	DL3
Mictor D pin 15	\$1_D3:3	DL4
Mictor D pin 17	\$1_D3:2	DL5
Mictor D pin 19	\$1_D3:1	DL6
Mictor D pin 21	\$1_D3:0	DL7
Mictor D pin 23	\$1_D2:7	DL8
Mictor D pin 25	\$1_D2:6	DL9

**Table 3-42: Low\_Data group channel assignments for MPC7410\_QD (cont.)**

<b>AMP mictor connector pin assignment</b>	<b>Section:channel</b>	<b>MPC7410_QD signal name</b>
Mictor D pin 27	\$1_D2:5	DL10
Mictor D pin 29	\$1_D2:4	DL11
Mictor D pin 31	\$1_D2:3	DL12
Mictor D pin 33	\$1_D2:2	DL13
Mictor D pin 35	\$1_D2:1	DL14
Mictor D pin 37	\$1_D2:0	DL15
Mictor D pin 08	\$1_D1:7	DL16
Mictor D pin 10	\$1_D1:6	DL17
Mictor D pin 12	\$1_D1:5	DL18
Mictor D pin 14	\$1_D1:4	DL19
Mictor D pin 16	\$1_D1:3	DL20
Mictor D pin 18	\$1_D1:2	DL21
Mictor D pin 20	\$1_D1:1	DL22
Mictor D pin 22	\$1_D1:0	DL23
Mictor D pin 24	\$1_D0:7	DL24
Mictor D pin 26	\$1_D0:6	DL25
Mictor D pin 28	\$1_D0:5	DL26
Mictor D pin 30	\$1_D0:4	DL27
Mictor D pin 32	\$1_D0:3	DL28
Mictor D pin 34	\$1_D0:2	DL29
Mictor D pin 36	\$1_D0:1	DL30
Mictor D pin 38	\$1_D0:0	DL31 D63 (LSB)

Table 3-43 shows the probe section and channel assignments for the logic analyzer Control group and the microprocessor signal to which each channel connects. By default, this channel group is displayed in symbols. The symbol table filename is MPC7410\_QD\_Control on logic analyzer.

**Table 3-43: Control group channel assignments for MPC7410\_QD**

<b>AMP mictor connector pin assignment</b>	<b>Section:channel</b>	<b>MPC7410_QD signal name</b>
Mictor C pin 24	\$1_C0:7	P3_DRDY_
Mictor C pin 30	\$1_C0:4	P3_BG_
Mictor C pin 28	\$1_C0:5	P3_DBG_
Mictor C pin 22	\$1_C1:0	P3_DTIO/DBWO_
Mictor C pin 26	\$1_C0:6	P3_HIT_
Mictor C pin 07	\$1_C3:7	P2_DRDY_
Mictor C pin 10	\$1_C1:6	P2_BG_
Mictor C pin 08	\$1_C1:7	P2_DBG_
Mictor C pin 09	\$1_C3:6	P2_DTIO/DBWO_
Mictor C pin 06	\$1_Qual:1	P2_HIT_
Mictor C pin 15	\$0_C3:4	P0_DRDY_
Mictor C pin 09	\$0_C3:6	P0_BG_
Mictor C pin 35	\$0_C2:1	P1_DRDY_
Mictor A pin 05	\$0_CLOCK:0	TS_
Mictor C pin 28	\$0_C0:5	TBST_
Mictor C pin 16	\$0_C1:3	P1_BG_
Mictor C pin 30	\$0_C0:4	WT_
Mictor C pin 13	\$0_C3:4	P0_HIT_
Mictor C pin 05	\$0_CLOCK:3	AACK_
Mictor C pin 37	\$0_C2:0	ARTRY_
Mictor C pin 11	\$0_C3:5	P0_DBG_
Mictor C pin 12	\$0_C3:2	P0_DTIO/DBWO_
Mictor C pin 07	\$0_C3:7	P1_HIT_
Mictor C pin 06	\$0_QUAL:1	TA_
Mictor C pin 08	\$0_C1:7	TEA_
Mictor C pin 32	\$0_C0:3	P1_DTIO/DBWO_
Mictor C pin 25	\$0_C2:6	P1_DBG_

Table 3-44 shows the probe section and channel assignments for the logic analyzer Transfer group and the microprocessor signal to which each channel connects. By default, this is displayed in symbols. The symbol table filename is MPC7410\_QD\_Transfer on logic analyzer.

**Table 3-44: Transfer group channel assignments for MPC7410\_QD**

<b>AMP mictor connector pin assignment</b>	<b>Section:channel</b>	<b>MPC7410_QD signal name</b>
Mictor A pin 05	\$0_CLOCK:0	TS_
Mictor C pin 18	\$0_C1:2	TT0
Mictor C pin 20	\$0_C1:1	TT1
Mictor C pin 22	\$0_C1:0	TT2
Mictor C pin 24	\$0_C0:7	TT3
Mictor C pin 26	\$0_C0:6	TT4

Table 3-45 shows the probe section and channel assignments for the logic analyzer Transfer Size group and the microprocessor signal to which each channel connects. By default, this is displayed in symbols. The symbol table filename is MPC7410\_QD\_T\_Size on logic analyzer.

**Table 3-45: Transfer Size group assignments for MPC7410\_QD**

<b>AMP mictor connector pin assignment</b>	<b>Section:channel</b>	<b>MPC7410_QD signal name</b>
Mictor A pin 05	\$0_CLOCK:0	TS_
Mictor C pin 28	\$0_C0:5	TBST_
Mictor C pin 10	\$0_C1:6	TSIZ0
Mictor C pin 12	\$0_C1:5	TSIZ1
Mictor C pin 14	\$0_C1:4	TSIZ2

Table 3-46 shows the probe section and channel assignments for the logic analyzer ODT group and the microprocessor signal to which each channel connects. By default, this is displayed in hexadecimal.

**Table 3-46: ODT group assignments for MPC7410\_QD**

AMP mictor connector pin assignment	Section:channel	MPC7410_QD signal name
Mictor C pin 27	\$0_C2:5	ODT0
Mictor C pin 29	\$0_C2:4	ODT1
Mictor C pin 31	\$0_C2:3	ODT2
Mictor C pin 33	\$0_C2:2	ODT3
Mictor C pin 09	\$0_C3:6	P0_BG_
Mictor C pin 16	\$0_C1:1	P1_BG_

Table 3-47 shows the probe section and channel assignments for the logic analyzer P0\_Signals group and the microprocessor signal to which each channel connects. By default, this is displayed in hexadecimal.

**Table 3-47: P0\_Signals group assignments for MPC7410\_QD**

AMP mictor connector pin assignment	Section:channel	MPC7410_QD signal name
Mictor C pin 17	\$0_C3:2	P0_DT10/DBWO_
Mictor C pin 19	\$0_C3:1	P0_DT11
Mictor C pin 21	\$0_C3:0	P0_DT12
Mictor C pin 23	\$0_C2:7	P0_DT13
Mictor C pin 05	\$0_QUAL:0	P0_BR_
Mictor C pin 09	\$0_C3:6	P0_BG_
Mictor C pin 11	\$0_C3:5	P0_DBG_
Mictor C pin 13	\$0_C3:4	P0_HIT_
Mictor C pin 15	\$0_C3:3	P0_DRDY_

Table 3-48 shows the probe section and channel assignments for the logic analyzer P1\_Signals group and the microprocessor signal to which each channel connects. By default, this is displayed in hexadecimal.

**Table 3-48: P1\_Signals group assignments for MPC7410\_QD**

AMP mictor connector pin assignment	Section:channel	MPC7410_QD signal name
Mictor C pin 32	\$0_C0:3	P1_DT10/DBWO_
Mictor C pin 34	\$0_C0:2	P1_DT11
Mictor C pin 36	\$0_C0:1	P1_DT12
Mictor C pin 38	\$0_C0:0	P1_DT13
Mictor D pin 06	\$0_CLOCK:2	P1_BR_
Mictor C pin 16	\$0_C1:3	P1_BG_
Mictor C pin 25	\$0_C2:6	P1_DBG_
Mictor C pin 07	\$0_C3:7	P1_HIT_
Mictor C pin 35	\$0_C2:1	P1_DRDY_

Table 3-49 shows the probe section and channel assignments for the logic analyzer P2\_Signals group and the microprocessor signal to which each channel connects. By default, this is displayed in hexadecimal.

**Table 3-49: P2\_Signals group assignments for MPC7410\_QD**

AMP mictor connector pin assignment	Section:channel	MPC7410_QD signal name
Mictor C pin 09	\$1_C3:6	P2_DT10/DBWO_
Mictor C pin 11	\$1_C3:5	P2_DT11
Mictor C pin 13	\$1_C3:4	P2_DT12
Mictor C pin 15	\$1_C3:3	P2_DT13
Mictor D pin 12	\$1_1:5	P2_BR_
Mictor C pin 10	\$1_C1:6	P2_BG_
Mictor C pin 08	\$1_C1:7	P2_DBG_
Mictor C pin 06	\$1_QUAL:1	P2_HIT_
Mictor C pin 07	\$1_C3:7	P2_DRDY_

Table 3-50 shows the probe section and channel assignments for the logic analyzer P3\_Signals group and the microprocessor signal to which each channel connects. By default, this is displayed in hexadecimal.

**Table 3-50: P3\_Signals group assignments for MPC7410\_QD**

AMP mictor connector pin assignment	Section:channel	MPC7410_QD signal name
Mictor C pin 22	\$1_C1:0	P3_DTI0/DBWO_
Mictor C pin 20	\$1_C1:1	P3_DTI1
Mictor C pin 18	\$1_C1:2	P3_DTI2
Mictor C pin 16	\$1_C1:3	P3_DTI3
Mictor D pin 32	\$1_C0:3	P3_BR_
Mictor C pin 30	\$1_C0:4	P3_BG_
Mictor C pin 28	\$1_C0:5	P3_DBG_
Mictor C pin 26	\$1_C0:6	P3_HIT_
Mictor C pin 24	\$1_C0:7	P3_DRDY_

Table 3-51 shows the probe section and channel assignments for the logic analyzer Misc group and the microprocessor signal to which each channel connects. By default, this is displayed in hexadecimal.

**Table 3-51: Misc group assignments for MPC7410\_QD**

AMP mictor connector pin assignment	Section:channel	MPC7410_QD signal name
Mictor A pin 06	\$0_CLOCK:1	SYCLK*
Mictor C pin 16	\$0_C1:3	P1_BG_

\* Reference clock

### Logic Analyzer Channels not Connected for MPC7410 and MPC7450 Support

The extra channel that is not connected in the MPC7410 and MPC7450 support is:

Qual 1



Table 3-52 shows the probe section and channel assignments for the clock probes (not part of any group), and the TMS546 MPC7410 signal to which each channel connects.

**Table 3-52: Clock channel assignments**

Logic analyzer section & probe	TMS546 MPC7410 signal name
CLK:0	TEA_
CLK:1	TA_
CLK:2	DBB_
CLK:3	SYSCLK
C2:0	ARTRY_
C2:1	AACK_
C2:2	TS_
C2:3	DRTRY_/DTI[1]
QUAL:0	DMON_
QUAL:1	NC*
QUAL:2	DRDY_
QUAL:3	DBG_

\* No Connection

**Logic Analyzer Channels  
not Connected for  
MPC7410\_ALT Support**

Extra channels that are not connected in the MPC7410\_QD support are:

Qual:3  
Qual:2

**Logic Analyzer Channels  
not Connected for  
MPC7410\_QD Support**

Extra channels that are not connected in the MPC7410\_ALT support are:

\$1\_C3:1  
\$1\_C3:0  
\$1\_C2  
\$1\_C0:0  
\$1\_C0:1  
\$1\_C0:2

---

**NOTE.** For both MPC7410\_ALT and MPC7410\_QD support, SYSCLK is used as the reference clock.

---


## CPU To Mictor Connections

For design purposes, you may need to make connections between the CPU and the Mictor pins of the P6434 Mass Termination Probe. Refer to the *P6434 Mass Termination Probe* manual, Tektronix part number 070-9793-XX, for more information on mechanical specifications. Table 3-26 through Table 3-46 show the CPU pin to Mictor pin connections.

**NOTE.** To preserve signal quality in the target system, it is recommended that a 180  $\Omega$  resistor be connected in series between each ball pad of the CPU and each pin of the Mictor connector. The resistor must be within 1/2 inch of the ball pad of the CPU.

The recommended pin assignment is the AMP pin assignment, because the AMP circuit board layout model and other commercial CAD packages use the Amp numbering scheme. See Table 3-53.

**Table 3-53: Recommended pin assignments for a Mictor connector (component side)**

Type of pin assignment	Comments
<p style="text-align: center;"><b>Recommended</b></p>  <p style="text-align: center;"><b>AMP Pin Assignment</b></p>	<p>Recommended. This pin assignment is the industry standard and is what we recommend that you use.</p>

### Connections for MPC740/750

Tables 3-54 through 3-57 show the mictor pin connections for MPC740/750.

**Table 3-54: CPU to Mictor connections for Mictor A pins for MPC740/750**

AMP Mictor pin number	Logic analyzer channel name	TMS546 MPC7410 signal name	Required/Not required (for 60X or MPX)
Mictor A pin 05	Clock 0	TEA_	Required for Disassembly (60X)
Mictor A pin 07	A3:7	A0	Required for Disassembly (60X)
Mictor A pin 09	A3:6	A1	Required for Disassembly (60X)
Mictor A pin 11	A3:5	A2	Required for Disassembly (60X)

**Table 3-54: CPU to Mictor connections for Mictor A pins for MPC740/750 (cont.)**

<b>AMP Mictor pin number</b>	<b>Logic analyzer channel name</b>	<b>TMS546 MPC7410 signal name</b>	<b>Required/Not required (for 60X or MPX)</b>
Mictor A pin 13	A3:4	A3	Required for Disassembly (60X)
Mictor A pin 15	A3:3	A4	Required for Disassembly (60X)
Mictor A pin 17	A3:2	A5	Required for Disassembly (60X)
Mictor A pin 19	A3:1	A6	Required for Disassembly (60X)
Mictor A pin 21	A3:0	A7	Required for Disassembly (60X)
Mictor A pin 23	A2:7	A8	Required for Disassembly (60X)
Mictor A pin 25	A2:6	A9	Required for Disassembly (60X)
Mictor A pin 27	A2:5	A10	Required for Disassembly (60X)
Mictor A pin 29	A2:4	A11	Required for Disassembly (60X)
Mictor A pin 31	A2:3	A12	Required for Disassembly (60X)
Mictor A pin 33	A2:2	A13	Required for Disassembly (60X)
Mictor A pin 35	A2:1	A14	Required for Disassembly (60X)
Mictor A pin 37	A2:0	A15	Required for Disassembly (60X)
Mictor A pin 38	A0:0	A31	Required for Disassembly (60X)
Mictor A pin 36	A0:1	A30	Required for Disassembly (60X)
Mictor A pin 34	A0:2	A29	Required for Disassembly (60X)
Mictor A pin 32	A0:3	A28	Required for Disassembly (60X)
Mictor A pin 30	A0:4	A27	Required for Disassembly (60X)
Mictor A pin 28	A0:5	A26	Required for Disassembly (60X)
Mictor A pin 26	A0:6	A25	Required for Disassembly (60X)
Mictor A pin 24	A0:7	A24	Required for Disassembly (60X)
Mictor A pin 22	A1:0	A23	Required for Disassembly (60X)
Mictor A pin 20	A1:1	A22	Required for Disassembly (60X)
Mictor A pin 18	A1:2	A21	Required for Disassembly (60X)
Mictor A pin 16	A1:3	A20	Required for Disassembly (60X)
Mictor A pin 14	A1:4	A19	Required for Disassembly (60X)
Mictor A pin 12	A1:5	A18	Required for Disassembly (60X)
Mictor A pin 10	A1:6	A17	Required for Disassembly (60X)
Mictor A pin 08	A1:7	A16	Required for Disassembly (60X)
Mictor A pin 06	Clock 1	TA_	Required for Disassembly (60X)

**Table 3-55: CPU to Mictor connections for Mictor C pins for MPC740/750**

<b>AMP Mictor pin number</b>	<b>Logic analyzer channel name</b>	<b>TMS546 MPC7410 signal name</b>	<b>Required/Not required (for 60X or MPX)</b>
Mictor C pin 05	Clock 3	SYSCCLK*	Required for Disassembly (60X)
Mictor C pin 07	C3:7	TT3	Required for Disassembly (60X)
Mictor C pin 09	C3:6	TT2	Required for Disassembly (60X)
Mictor C pin 11	C3:5	AMON_	Not required
Mictor C pin 13	C3:4	BG_	Required for Disassembly (60X)
Mictor C pin 15	C3:3	TSIZ2	Required for Disassembly (60X)
Mictor C pin 17	C3:2	TBST_	Required for Disassembly (60X)
Mictor C pin 19	C3:1	TT0	Required for Disassembly (60X)
Mictor C pin 21	C3:0	CI_	Required for Disassembly (60X)
Mictor C pin 23	C2:7	TSIZ1	Required for Disassembly (60X)
Mictor C pin 25	C2:6	TSIZ0	Required for Disassembly (60X)
Mictor C pin 27	C2:5	A32	Not required
Mictor C pin 29	C2:4	ABB_	Required for Disassembly (60X), Optional
Mictor C pin 31	C2:3	DRTRY_/DTI[1]	Required for Disassembly (60X)
Mictor C pin 33	C2:2	TS_	Required for Disassembly (60X)
Mictor C pin 35	C2:1	AACK_	Required for Disassembly (60X)
Mictor C pin 37	C2:0	ARTRY_	Required for Disassembly (60X)
Mictor C pin 38	C0:0	DTI[3]	Not required
Mictor C pin 36	C0:1	A35	Not required
Mictor C pin 34	C0:2	DTI[2]	Not required
Mictor C pin 32	C0:3	A34	Not required
Mictor C pin 30	C0:4	DBWO_	Required for Disassembly (60X)
Mictor C pin 28	C0:5	GBL_	Required for Disassembly (60X)
Mictor C pin 26	C0:6	DTI[0]	Not required
Mictor C pin 24	C0:7	TT1	Required for Disassembly (60X)
Mictor C pin 22	C1:0	A33	Not required
Mictor C pin 20	C1:1	HRESET_	Required for Disassembly (60X)
Mictor C pin 18	C1:2	TT4	Required for Disassembly (60X)
Mictor C pin 16	C1:3	SHD_/SHD[0]	Required for Disassembly (60X)

**Table 3-55: CPU to Mictor connections for Mictor C pins for MPC740/750 (cont.)**

AMP Mictor pin number	Logic analyzer channel name	TMS546 MPC7410 signal name	Required/Not required (for 60X or MPX)
Mictor C pin 14	C1:4	DBG=_	Required for Disassembly (60X) - double probed, same as DBG_ signal
Mictor C pin 12	C1:5	BR_	Required for Disassembly (60X)
Mictor C pin 10	C1:6	SHD[1]	Not required
Mictor C pin 08	C1:7	WT_	Required for Disassembly (60X)
Mictor C pin 06	Qual1		No signal

\* **Reference clock**

**Table 3-56: CPU to Mictor connections for Mictor D pins for MPC740/750**

AMP Mictor pin number	Logic analyzer channel name	TMS546 MPC7410 signal name	Required/Not required (for 60X or MPX)
Mictor D pin 05	Qual 0	DMON_	Not required
Mictor D pin 07	D3:7	DL0	Required for Disassembly (60X)
Mictor D pin 09	D3:6	DL1	Required for Disassembly (60X)
Mictor D pin 11	D3:5	DL2	Required for Disassembly (60X)
Mictor D pin 13	D3:4	DL3	Required for Disassembly (60X)
Mictor D pin 15	D3:3	DL4	Required for Disassembly (60X)
Mictor D pin 17	D3:2	DL5	Required for Disassembly (60X)
Mictor D pin 19	D3:1	DL6	Required for Disassembly (60X)
Mictor D pin 21	D3:0	DL7	Required for Disassembly (60X)
Mictor D pin 23	D2:7	DL8	Required for Disassembly (60X)
Mictor D pin 25	D2:6	DL9	Required for Disassembly (60X)
Mictor D pin 27	D2:5	DL10	Required for Disassembly (60X)
Mictor D pin 29	D2:4	DL11	Required for Disassembly (60X)
Mictor D pin 31	D2:3	DL12	Required for Disassembly (60X)
Mictor D pin 33	D2:2	DL13	Required for Disassembly (60X)
Mictor D pin 35	D2:1	DL14	Required for Disassembly (60X)
Mictor D pin 37	D2:0	DL15	Required for Disassembly (60X)
Mictor D pin 38	D0:0	DL31	Required for Disassembly (60X)
Mictor D pin 36	D0:1	DL30	Required for Disassembly (60X)

**Table 3-56: CPU to Mictor connections for Mictor D pins for MPC740/750 (cont.)**

<b>AMP Mictor pin number</b>	<b>Logic analyzer channel name</b>	<b>TMS546 MPC7410 signal name</b>	<b>Required/Not required (for 60X or MPX)</b>
Mictor D pin 34	D0:2	DL29	Required for Disassembly (60X)
Mictor D pin 32	D0:3	DL28	Required for Disassembly (60X)
Mictor D pin 30	D0:4	DL27	Required for Disassembly (60X)
Mictor D pin 28	D0:5	DL26	Required for Disassembly (60X)
Mictor D pin 26	D0:6	DL25	Required for Disassembly (60X)
Mictor D pin 24	D0:7	DL24	Required for Disassembly (60X)
Mictor D pin 22	D1:0	DL23	Required for Disassembly (60X)
Mictor D pin 20	D1:1	DL22	Required for Disassembly (60X)
Mictor D pin 18	D1:2	DL21	Required for Disassembly (60X)
Mictor D pin 16	D1:3	DL20	Required for Disassembly (60X)
Mictor D pin 14	D1:4	DL19	Required for Disassembly (60X)
Mictor D pin 12	D1:5	DL18	Required for Disassembly (60X)
Mictor D pin 10	D1:6	DL17	Required for Disassembly (60X)
Mictor D pin 08	D1:7	DL16	Required for Disassembly (60X)
Mictor D pin 06	Clock 2	DBB_	Required for Disassembly (60X)

**Table 3-57: CPU to Mictor connections for Mictor E pins for MPC740/750**

<b>AMP Mictor pin number</b>	<b>Logic analyzer channel name</b>	<b>TMS546 MPC7410 signal name</b>	<b>Required/Not required (for 60X or MPX)</b>
Mictor E pin 05	Qual 3	DBG_	Required for Disassembly (60X)
Mictor E pin 07	E3:7	DH0	Required for Disassembly (60X)
Mictor E pin 09	E3:6	DH1	Required for Disassembly (60X)
Mictor E pin 11	E3:5	DH2	Required for Disassembly (60X)
Mictor E pin 13	E3:4	DH3	Required for Disassembly (60X)
Mictor E pin 15	E3:3	DH4	Required for Disassembly (60X)
Mictor E pin 17	E3:2	DH5	Required for Disassembly (60X)
Mictor E pin 19	E3:1	DH6	Required for Disassembly (60X)
Mictor E pin 21	E3:0	DH7	Required for Disassembly (60X)
Mictor E pin 23	E2:7	DH8	Required for Disassembly (60X)
Mictor E pin 25	E2:6	DH9	Required for Disassembly (60X)

**Table 3-57: CPU to Mictor connections for Mictor E pins for MPC740/750 (cont.)**

<b>AMP Mictor pin number</b>	<b>Logic analyzer channel name</b>	<b>TMS546 MPC7410 signal name</b>	<b>Required/Not required (for 60X or MPX)</b>
Mictor E pin 27	E2:5	DH10	Required for Disassembly (60X)
Mictor E pin 29	E2:4	DH11	Required for Disassembly (60X)
Mictor E pin 31	E2:3	DH12	Required for Disassembly (60X)
Mictor E pin 33	E2:2	DH13	Required for Disassembly (60X)
Mictor E pin 35	E2:1	DH14	Required for Disassembly (60X)
Mictor E pin 37	E2:0	DH15	Required for Disassembly (60X)
Mictor E pin 38	E0:0	DH31	Required for Disassembly (60X)
Mictor E pin 36	E0:1	DH30	Required for Disassembly (60X)
Mictor E pin 34	E0:2	DH29	Required for Disassembly (60X)
Mictor E pin 32	E0:3	DH28	Required for Disassembly (60X)
Mictor E pin 30	E0:4	DH27	Required for Disassembly (60X)
Mictor E pin 28	E0:5	DH26	Required for Disassembly (60X)
Mictor E pin 26	E0:6	DH25	Required for Disassembly (60X)
Mictor E pin 24	E0:7	DH24	Required for Disassembly (60X)
Mictor E pin 22	E1:0	DH23	Required for Disassembly (60X)
Mictor E pin 20	E1:1	DH22	Required for Disassembly (60X)
Mictor E pin 18	E1:2	DH21	Required for Disassembly (60X)
Mictor E pin 16	E1:3	DH20	Required for Disassembly (60X)
Mictor E pin 14	E1:4	DH19	Required for Disassembly (60X)
Mictor E pin 12	E1:5	DH18	Required for Disassembly (60X)
Mictor E pin 10	E1:6	DH17	Required for Disassembly (60X)
Mictor E pin 08	E1:7	DH16	Required for Disassembly (60X)
Mictor E pin 06	Qual 2	DRDY_	Not required

### Connections for MPC745/755

Tables 3-58 through 3-61 show the mictor pin connections for MPC745/755.

**Table 3-58: CPU to Mictor connections for Mictor A pins for MPC745/755**

AMP Mictor pin number	Logic analyzer channel name	TMS546 MPC7410 signal name	Required/Not required (for 60X or MPX)
Mictor A pin 05	Clock 0	TEA_	Required for Disassembly (60X)
Mictor A pin 07	A3:7	A0	Required for Disassembly (60X)
Mictor A pin 09	A3:6	A1	Required for Disassembly (60X)
Mictor A pin 11	A3:5	A2	Required for Disassembly (60X)
Mictor A pin 13	A3:4	A3	Required for Disassembly (60X)
Mictor A pin 15	A3:3	A4	Required for Disassembly (60X)
Mictor A pin 17	A3:2	A5	Required for Disassembly (60X)
Mictor A pin 19	A3:1	A6	Required for Disassembly (60X)
Mictor A pin 21	A3:0	A7	Required for Disassembly (60X)
Mictor A pin 23	A2:7	A8	Required for Disassembly (60X)
Mictor A pin 25	A2:6	A9	Required for Disassembly (60X)
Mictor A pin 27	A2:5	A10	Required for Disassembly (60X)
Mictor A pin 29	A2:4	A11	Required for Disassembly (60X)
Mictor A pin 31	A2:3	A12	Required for Disassembly (60X)
Mictor A pin 33	A2:2	A13	Required for Disassembly (60X)
Mictor A pin 35	A2:1	A14	Required for Disassembly (60X)
Mictor A pin 37	A2:0	A15	Required for Disassembly (60X)
Mictor A pin 38	A0:0	A31	Required for Disassembly (60X)
Mictor A pin 36	A0:1	A30	Required for Disassembly (60X)
Mictor A pin 34	A0:2	A29	Required for Disassembly (60X)
Mictor A pin 32	A0:3	A28	Required for Disassembly (60X)
Mictor A pin 30	A0:4	A27	Required for Disassembly (60X)
Mictor A pin 28	A0:5	A26	Required for Disassembly (60X)
Mictor A pin 26	A0:6	A25	Required for Disassembly (60X)
Mictor A pin 24	A0:7	A24	Required for Disassembly (60X)
Mictor A pin 22	A1:0	A23	Required for Disassembly (60X)
Mictor A pin 20	A1:1	A22	Required for Disassembly (60X)
Mictor A pin 18	A1:2	A21	Required for Disassembly (60X)
Mictor A pin 16	A1:3	A20	Required for Disassembly (60X)
Mictor A pin 14	A1:4	A19	Required for Disassembly (60X)



**Table 3-58: CPU to Mictor connections for Mictor A pins for MPC745/755 (cont.)**

AMP Mictor pin number	Logic analyzer channel name	TMS546 MPC7410 signal name	Required/Not required (for 60X or MPX)
Mictor A pin 12	A1:5	A18	Required for Disassembly (60X)
Mictor A pin 10	A1:6	A17	Required for Disassembly (60X)
Mictor A pin 08	A1:7	A16	Required for Disassembly (60X)
Mictor A pin 06	Clock 1	TA_	Required for Disassembly (60X)

**Table 3-59: CPU to Mictor connections for Mictor C pins for MPC745/755**

AMP Mictor pin number	Logic analyzer channel name	TMS546 MPC7410 signal name	Required/Not required (for 60X or MPX)
Mictor C pin 05	Clock 3	SYSCLK*	Required for Disassembly (60X)
Mictor C pin 07	C3:7	TT3	Required for Disassembly (60X)
Mictor C pin 09	C3:6	TT2	Required for Disassembly (60X)
Mictor C pin 11	C3:5	AMON_	Not required
Mictor C pin 13	C3:4	BG_	Required for Disassembly (60X)
Mictor C pin 15	C3:3	TSIZ2	Required for Disassembly (60X)
Mictor C pin 17	C3:2	TBST_	Required for Disassembly (60X)
Mictor C pin 19	C3:1	TT0	Required for Disassembly (60X)
Mictor C pin 21	C3:0	CI_	Required for Disassembly (60X)
Mictor C pin 23	C2:7	TSIZ1	Required for Disassembly (60X)
Mictor C pin 25	C2:6	TSIZ0	Required for Disassembly (60X)
Mictor C pin 27	C2:5	A32	Not required
Mictor C pin 29	C2:4	ABB_	Required for Disassembly (60X), Optional
Mictor C pin 31	C2:3	DRTRY_/DTI[1]	Required for Disassembly (60X)
Mictor C pin 33	C2:2	TS_	Required for Disassembly (60X)
Mictor C pin 35	C2:1	AACK_	Required for Disassembly (60X)
Mictor C pin 37	C2:0	ARTRY_	Required for Disassembly (60X)
Mictor C pin 38	C0:0	DTI[3]	Not required
Mictor C pin 36	C0:1	A35	Not required
Mictor C pin 34	C0:2	DTI[2]	Not required
Mictor C pin 32	C0:3	A34	Not required

**Table 3-59: CPU to Mictor connections for Mictor C pins for MPC745/755 (cont.)**

AMP Mictor pin number	Logic analyzer channel name	TMS546 MPC7410 signal name	Required/Not required (for 60X or MPX)
Mictor C pin 30	C0:4	DBWO_	Required for Disassembly (60X)
Mictor C pin 28	C0:5	GBL_	Required for Disassembly (60X)
Mictor C pin 26	C0:6	DTI[0]	Not required
Mictor C pin 24	C0:7	TT1	Required for Disassembly (60X)
Mictor C pin 22	C1:0	A33	Not required
Mictor C pin 20	C1:1	HRESET_	Required for Disassembly (60X)
Mictor C pin 18	C1:2	TT4	Required for Disassembly (60X)
Mictor C pin 16	C1:3	SHD_/SHD[0]	Required for Disassembly (60X)
Mictor C pin 14	C1:4	DBG=_	Required for Disassembly (60X) - double probed, same as DBG_ signal
Mictor C pin 12	C1:5	BR_	Required for Disassembly (60X)
Mictor C pin 10	C1:6	SHD[1]	Not required
Mictor C pin 08	C1:7	WT_	Required for Disassembly (60X)
Mictor C pin 06	Qual1		No signal

\* **Reference clock**

**Table 3-60: CPU to Mictor connections for Mictor D pins for MPC745/755**

AMP Mictor pin number	Logic analyzer channel name	TMS546 MPC7410 signal name	Required/Not required (for 60X or MPX)
Mictor D pin 05	Qual 0	DMON_	Not required
Mictor D pin 07	D3:7	DL0	Required for Disassembly (60X)
Mictor D pin 09	D3:6	DL1	Required for Disassembly (60X)
Mictor D pin 11	D3:5	DL2	Required for Disassembly (60X)
Mictor D pin 13	D3:4	DL3	Required for Disassembly (60X)
Mictor D pin 15	D3:3	DL4	Required for Disassembly (60X)
Mictor D pin 17	D3:2	DL5	Required for Disassembly (60X)
Mictor D pin 19	D3:1	DL6	Required for Disassembly (60X)
Mictor D pin 21	D3:0	DL7	Required for Disassembly (60X)
Mictor D pin 23	D2:7	DL8	Required for Disassembly (60X)
Mictor D pin 25	D2:6	DL9	Required for Disassembly (60X)

**Table 3-60: CPU to Mictor connections for Mictor D pins for MPC745/755 (cont.)**

AMP Mictor pin number	Logic analyzer channel name	TMS546 MPC7410 signal name	Required/Not required (for 60X or MPX)
Mictor D pin 27	D2:5	DL10	Required for Disassembly (60X)
Mictor D pin 29	D2:4	DL11	Required for Disassembly (60X)
Mictor D pin 31	D2:3	DL12	Required for Disassembly (60X)
Mictor D pin 33	D2:2	DL13	Required for Disassembly (60X)
Mictor D pin 35	D2:1	DL14	Required for Disassembly (60X)
Mictor D pin 37	D2:0	DL15	Required for Disassembly (60X)
Mictor D pin 38	D0:0	DL31	Required for Disassembly (60X)
Mictor D pin 36	D0:1	DL30	Required for Disassembly (60X)
Mictor D pin 34	D0:2	DL29	Required for Disassembly (60X)
Mictor D pin 32	D0:3	DL28	Required for Disassembly (60X)
Mictor D pin 30	D0:4	DL27	Required for Disassembly (60X)
Mictor D pin 28	D0:5	DL26	Required for Disassembly (60X)
Mictor D pin 26	D0:6	DL25	Required for Disassembly (60X)
Mictor D pin 24	D0:7	DL24	Required for Disassembly (60X)
Mictor D pin 22	D1:0	DL23	Required for Disassembly (60X)
Mictor D pin 20	D1:1	DL22	Required for Disassembly (60X)
Mictor D pin 18	D1:2	DL21	Required for Disassembly (60X)
Mictor D pin 16	D1:3	DL20	Required for Disassembly (60X)
Mictor D pin 14	D1:4	DL19	Required for Disassembly (60X)
Mictor D pin 12	D1:5	DL18	Required for Disassembly (60X)
Mictor D pin 10	D1:6	DL17	Required for Disassembly (60X)
Mictor D pin 08	D1:7	DL16	Required for Disassembly (60X)
Mictor D pin 06	Clock 2	DBB_	Required for Disassembly (60X)

**Table 3-61: CPU to Mictor connections for Mictor E pins for MPC745/755**

AMP Mictor pin number	Logic analyzer channel name	TMS546 MPC7410 signal name	Required/Not required (for 60X or MPX)
Mictor E pin 05	Qual 3	DBG_	Required for Disassembly (60X)
Mictor E pin 07	E3:7	DH0	Required for Disassembly (60X)
Mictor E pin 09	E3:6	DH1	Required for Disassembly (60X)

**Table 3-61: CPU to Mictor connections for Mictor E pins for MPC745/755 (cont.)**

<b>AMP Mictor pin number</b>	<b>Logic analyzer channel name</b>	<b>TMS546 MPC7410 signal name</b>	<b>Required/Not required (for 60X or MPX)</b>
Mictor E pin 11	E3:5	DH2	Required for Disassembly (60X)
Mictor E pin 13	E3:4	DH3	Required for Disassembly (60X)
Mictor E pin 15	E3:3	DH4	Required for Disassembly (60X)
Mictor E pin 17	E3:2	DH5	Required for Disassembly (60X)
Mictor E pin 19	E3:1	DH6	Required for Disassembly (60X)
Mictor E pin 21	E3:0	DH7	Required for Disassembly (60X)
Mictor E pin 23	E2:7	DH8	Required for Disassembly (60X)
Mictor E pin 25	E2:6	DH9	Required for Disassembly (60X)
Mictor E pin 27	E2:5	DH10	Required for Disassembly (60X)
Mictor E pin 29	E2:4	DH11	Required for Disassembly (60X)
Mictor E pin 31	E2:3	DH12	Required for Disassembly (60X)
Mictor E pin 33	E2:2	DH13	Required for Disassembly (60X)
Mictor E pin 35	E2:1	DH14	Required for Disassembly (60X)
Mictor E pin 37	E2:0	DH15	Required for Disassembly (60X)
Mictor E pin 38	E0:0	DH31	Required for Disassembly (60X)
Mictor E pin 36	E0:1	DH30	Required for Disassembly (60X)
Mictor E pin 34	E0:2	DH29	Required for Disassembly (60X)
Mictor E pin 32	E0:3	DH28	Required for Disassembly (60X)
Mictor E pin 30	E0:4	DH27	Required for Disassembly (60X)
Mictor E pin 28	E0:5	DH26	Required for Disassembly (60X)
Mictor E pin 26	E0:6	DH25	Required for Disassembly (60X)
Mictor E pin 24	E0:7	DH24	Required for Disassembly (60X)
Mictor E pin 22	E1:0	DH23	Required for Disassembly (60X)
Mictor E pin 20	E1:1	DH22	Required for Disassembly (60X)
Mictor E pin 18	E1:2	DH21	Required for Disassembly (60X)
Mictor E pin 16	E1:3	DH20	Required for Disassembly (60X)
Mictor E pin 14	E1:4	DH19	Required for Disassembly (60X)
Mictor E pin 12	E1:5	DH18	Required for Disassembly (60X)
Mictor E pin 10	E1:6	DH17	Required for Disassembly (60X)
Mictor E pin 08	E1:7	DH16	Required for Disassembly (60X)
Mictor E pin 06	Qual 2	DRDY_	Not required

**Connections for MPC7400**

Tables 3-62 through 3-65 show the mictor pin connections for MPC7400.

**Table 3-62: CPU to Mictor connections for Mictor A pins for MPC7400**

<b>AMP Mictor pin number</b>	<b>Logic analyzer channel name</b>	<b>TMS546 MPC7410 signal name</b>	<b>Required/Not required (for 60X or MPX)</b>
Mictor A pin 05	Clock 0	TEA_	Required for Disassembly (60X, MPX)
Mictor A pin 07	A3:7	A0	Required for Disassembly (60X, MPX)
Mictor A pin 09	A3:6	A1	Required for Disassembly (60X, MPX)
Mictor A pin 11	A3:5	A2	Required for Disassembly (60X, MPX)
Mictor A pin 13	A3:4	A3	Required for Disassembly (60X, MPX)
Mictor A pin 15	A3:3	A4	Required for Disassembly (60X, MPX)
Mictor A pin 17	A3:2	A5	Required for Disassembly (60X, MPX)
Mictor A pin 19	A3:1	A6	Required for Disassembly (60X, MPX)
Mictor A pin 21	A3:0	A7	Required for Disassembly (60X, MPX)
Mictor A pin 23	A2:7	A8	Required for Disassembly (60X, MPX)
Mictor A pin 25	A2:6	A9	Required for Disassembly (60X, MPX)
Mictor A pin 27	A2:5	A10	Required for Disassembly (60X, MPX)
Mictor A pin 29	A2:4	A11	Required for Disassembly (60X, MPX)
Mictor A pin 31	A2:3	A12	Required for Disassembly (60X, MPX)
Mictor A pin 33	A2:2	A13	Required for Disassembly (60X, MPX)
Mictor A pin 35	A2:1	A14	Required for Disassembly (60X, MPX)
Mictor A pin 37	A2:0	A15	Required for Disassembly (60X, MPX)
Mictor A pin 38	A0:0	A31	Required for Disassembly (60X, MPX)
Mictor A pin 36	A0:1	A30	Required for Disassembly (60X, MPX)
Mictor A pin 34	A0:2	A29	Required for Disassembly (60X, MPX)
Mictor A pin 32	A0:3	A28	Required for Disassembly (60X, MPX)
Mictor A pin 30	A0:4	A27	Required for Disassembly (60X, MPX)
Mictor A pin 28	A0:5	A26	Required for Disassembly (60X, MPX)
Mictor A pin 26	A0:6	A25	Required for Disassembly (60X, MPX)
Mictor A pin 24	A0:7	A24	Required for Disassembly (60X, MPX)
Mictor A pin 22	A1:0	A23	Required for Disassembly (60X, MPX)
Mictor A pin 20	A1:1	A22	Required for Disassembly (60X, MPX)
Mictor A pin 18	A1:2	A21	Required for Disassembly (60X, MPX)
Mictor A pin 16	A1:3	A20	Required for Disassembly (60X, MPX)
Mictor A pin 14	A1:4	A19	Required for Disassembly (60X, MPX)

**Table 3-62: CPU to Mictor connections for Mictor A pins for MPC7400 (cont.)**

AMP Mictor pin number	Logic analyzer channel name	TMS546 MPC7410 signal name	Required/Not required (for 60X or MPX)
Mictor A pin 12	A1:5	A18	Required for Disassembly (60X, MPX)
Mictor A pin 10	A1:6	A17	Required for Disassembly (60X, MPX)
Mictor A pin 08	A1:7	A16	Required for Disassembly (60X, MPX)
Mictor A pin 06	Clock 1	TA_	Required for Disassembly (60X, MPX)

**Table 3-63: CPU to Mictor connections for Mictor C pins for MPC7400**

AMP Mictor pin number	Logic analyzer channel name	TMS546 MPC7410 signal name	Required/Not required (for 60X or MPX)
Mictor C pin 05	Clock 3	SYCLK*	Required for Disassembly (60X, MPX)
Mictor C pin 07	C3:7	TT3	Required for Disassembly (60X, MPX)
Mictor C pin 09	C3:6	TT2	Required for Disassembly (60X, MPX)
Mictor C pin 11	C3:5	AMON_	Required for Disassembly (MPX - optional)
Mictor C pin 13	C3:4	BG_	Required for Disassembly (60X, MPX)
Mictor C pin 15	C3:3	TSIZ2	Required for Disassembly (60X, MPX)
Mictor C pin 17	C3:2	TBST_	Required for Disassembly (60X, MPX)
Mictor C pin 19	C3:1	TT0	Required for Disassembly (60X, MPX)
Mictor C pin 21	C3:0	CI_	Required for Disassembly (60X, MPX)
Mictor C pin 23	C2:7	TSIZ1	Required for Disassembly (60X, MPX)
Mictor C pin 25	C2:6	TSIZ0	Required for Disassembly (60X, MPX)
Mictor C pin 27	C2:5	A32	Not required
Mictor C pin 29	C2:4	ABB_	Required for Disassembly (60X), Optional
Mictor C pin 31	C2:3	DRTRY_/DTI[1]	Required for Disassembly (60X, MPX)
Mictor C pin 33	C2:2	TS_	Required for Disassembly (60X, MPX)
Mictor C pin 35	C2:1	AACK_	Required for Disassembly (60X, MPX)
Mictor C pin 37	C2:0	ARTRY_	Required for Disassembly (60X, MPX)
Mictor C pin 38	C0:0	DTI[3]	Not required
Mictor C pin 36	C0:1	A35	Not required
Mictor C pin 34	C0:2	DTI[2]	Required for Disassembly (MPX)

**Table 3-63: CPU to Mictor connections for Mictor C pins for MPC7400 (cont.)**

AMP Mictor pin number	Logic analyzer channel name	TMS546 MPC7410 signal name	Required/Not required (for 60X or MPX)
Mictor C pin 32	C0:3	A34	Not required
Mictor C pin 30	C0:4	DBWO_	Required for Disassembly (60X)
Mictor C pin 28	C0:5	GBL_	Required for Disassembly (60X, MPX)
Mictor C pin 26	C0:6	DTI[0]	Required for Disassembly (MPX)
Mictor C pin 24	C0:7	TT1	Required for Disassembly (60X, MPX)
Mictor C pin 22	C1:0	A33	Not required
Mictor C pin 20	C1:1	HRESET_	Required for Disassembly (60X, MPX)
Mictor C pin 18	C1:2	TT4	Required for Disassembly (60X, MPX)
Mictor C pin 16	C1:3	SHD_/SHD[0]	Required for Disassembly (60X, MPX)
Mictor C pin 14	C1:4	DBG=_	Required for Disassembly (60X, MPX) - double probed, same as DBG_ signal
Mictor C pin 12	C1:5	BR_	Required for Disassembly (60X, MPX)
Mictor C pin 10	C1:6	SHD[1]	Required for Disassembly (MPX)
Mictor C pin 08	C1:7	WT_	Required for Disassembly (60X, MPX)
Mictor C pin 06	Qual1		No signal

\* **Reference clock**

**Table 3-64: CPU to Mictor connections for Mictor D pins for MPC7400**

AMP Mictor pin number	Logic analyzer channel name	TMS546 MPC7410 signal name	Required/Not required (for 60X or MPX)
Mictor D pin 05	Qual 0	DMON_	Required for Disassembly (MPX - optional)
Mictor D pin 07	D3:7	DL0	Required for Disassembly (60X, MPX)
Mictor D pin 09	D3:6	DL1	Required for Disassembly (60X, MPX)
Mictor D pin 11	D3:5	DL2	Required for Disassembly (60X, MPX)
Mictor D pin 13	D3:4	DL3	Required for Disassembly (60X, MPX)
Mictor D pin 15	D3:3	DL4	Required for Disassembly (60X, MPX)
Mictor D pin 17	D3:2	DL5	Required for Disassembly (60X, MPX)
Mictor D pin 19	D3:1	DL6	Required for Disassembly (60X, MPX)
Mictor D pin 21	D3:0	DL7	Required for Disassembly (60X, MPX)

**Table 3-64: CPU to Mictor connections for Mictor D pins for MPC7400 (cont.)**

<b>AMP Mictor pin number</b>	<b>Logic analyzer channel name</b>	<b>TMS546 MPC7410 signal name</b>	<b>Required/Not required (for 60X or MPX)</b>
Mictor D pin 23	D2:7	DL8	Required for Disassembly (60X, MPX)
Mictor D pin 25	D2:6	DL9	Required for Disassembly (60X, MPX)
Mictor D pin 27	D2:5	DL10	Required for Disassembly (60X, MPX)
Mictor D pin 29	D2:4	DL11	Required for Disassembly (60X, MPX)
Mictor D pin 31	D2:3	DL12	Required for Disassembly (60X, MPX)
Mictor D pin 33	D2:2	DL13	Required for Disassembly (60X, MPX)
Mictor D pin 35	D2:1	DL14	Required for Disassembly (60X, MPX)
Mictor D pin 37	D2:0	DL15	Required for Disassembly (60X, MPX)
Mictor D pin 38	D0:0	DL31	Required for Disassembly (60X, MPX)
Mictor D pin 36	D0:1	DL30	Required for Disassembly (60X, MPX)
Mictor D pin 34	D0:2	DL29	Required for Disassembly (60X, MPX)
Mictor D pin 32	D0:3	DL28	Required for Disassembly (60X, MPX)
Mictor D pin 30	D0:4	DL27	Required for Disassembly (60X, MPX)
Mictor D pin 28	D0:5	DL26	Required for Disassembly (60X, MPX)
Mictor D pin 26	D0:6	DL25	Required for Disassembly (60X, MPX)
Mictor D pin 24	D0:7	DL24	Required for Disassembly (60X, MPX)
Mictor D pin 22	D1:0	DL23	Required for Disassembly (60X, MPX)
Mictor D pin 20	D1:1	DL22	Required for Disassembly (60X, MPX)
Mictor D pin 18	D1:2	DL21	Required for Disassembly (60X, MPX)
Mictor D pin 16	D1:3	DL20	Required for Disassembly (60X, MPX)
Mictor D pin 14	D1:4	DL19	Required for Disassembly (60X, MPX)
Mictor D pin 12	D1:5	DL18	Required for Disassembly (60X, MPX)
Mictor D pin 10	D1:6	DL17	Required for Disassembly (60X, MPX)
Mictor D pin 08	D1:7	DL16	Required for Disassembly (60X, MPX)
Mictor D pin 06	Clock 2	DBB_	Required for Disassembly (60X)



**Table 3-65: CPU to Mictor connections for Mictor E pins for MPC7400**

<b>AMP Mictor pin number</b>	<b>Logic analyzer channel name</b>	<b>TMS546 MPC7410 signal name</b>	<b>Required/Not required (for 60X or MPX)</b>
Mictor E pin 05	Qual 3	DBG_	Required for Disassembly (60X, MPX)
Mictor E pin 07	E3:7	DH0	Required for Disassembly (60X, MPX)
Mictor E pin 09	E3:6	DH1	Required for Disassembly (60X, MPX)
Mictor E pin 11	E3:5	DH2	Required for Disassembly (60X, MPX)
Mictor E pin 13	E3:4	DH3	Required for Disassembly (60X, MPX)
Mictor E pin 15	E3:3	DH4	Required for Disassembly (60X, MPX)
Mictor E pin 17	E3:2	DH5	Required for Disassembly (60X, MPX)
Mictor E pin 19	E3:1	DH6	Required for Disassembly (60X, MPX)
Mictor E pin 21	E3:0	DH7	Required for Disassembly (60X, MPX)
Mictor E pin 23	E2:7	DH8	Required for Disassembly (60X, MPX)
Mictor E pin 25	E2:6	DH9	Required for Disassembly (60X, MPX)
Mictor E pin 27	E2:5	DH10	Required for Disassembly (60X, MPX)
Mictor E pin 29	E2:4	DH11	Required for Disassembly (60X, MPX)
Mictor E pin 31	E2:3	DH12	Required for Disassembly (60X, MPX)
Mictor E pin 33	E2:2	DH13	Required for Disassembly (60X, MPX)
Mictor E pin 35	E2:1	DH14	Required for Disassembly (60X, MPX)
Mictor E pin 37	E2:0	DH15	Required for Disassembly (60X, MPX)
Mictor E pin 38	E0:0	DH31	Required for Disassembly (60X, MPX)
Mictor E pin 36	E0:1	DH30	Required for Disassembly (60X, MPX)
Mictor E pin 34	E0:2	DH29	Required for Disassembly (60X, MPX)
Mictor E pin 32	E0:3	DH28	Required for Disassembly (60X, MPX)
Mictor E pin 30	E0:4	DH27	Required for Disassembly (60X, MPX)
Mictor E pin 28	E0:5	DH26	Required for Disassembly (60X, MPX)
Mictor E pin 26	E0:6	DH25	Required for Disassembly (60X, MPX)
Mictor E pin 24	E0:7	DH24	Required for Disassembly (60X, MPX)
Mictor E pin 22	E1:0	DH23	Required for Disassembly (60X, MPX)
Mictor E pin 20	E1:1	DH22	Required for Disassembly (60X, MPX)
Mictor E pin 18	E1:2	DH21	Required for Disassembly (60X, MPX)
Mictor E pin 16	E1:3	DH20	Required for Disassembly (60X, MPX)
Mictor E pin 14	E1:4	DH19	Required for Disassembly (60X, MPX)
Mictor E pin 12	E1:5	DH18	Required for Disassembly (60X, MPX)

**Table 3-65: CPU to Mictor connections for Mictor E pins for MPC7400 (cont.)**

AMP Mictor pin number	Logic analyzer channel name	TMS546 MPC7410 signal name	Required/Not required (for 60X or MPX)
Mictor E pin 10	E1:6	DH17	Required for Disassembly (60X, MPX)
Mictor E pin 08	E1:7	DH16	Required for Disassembly (60X, MPX)
Mictor E pin 06	Qual 2	DRDY_	Required for Disassembly (MPX)

**Connections for MPC7410**

Tables 3-66 through 3-69 show the mictor pin connections for MPC7410.

**Table 3-66: CPU to Mictor connections for Mictor A pins for MPC7410**

AMP Mictor number	Logic analyzer channel name	TMS546 MPC7410 signal name	Required/Not required (for 60X or MPX)
Mictor A pin 05	Clock 0	TEA_	Required for Disassembly (60X, MPX)
Mictor A pin 07	A3:7	A0	Required for Disassembly (60X, MPX)
Mictor A pin 09	A3:6	A1	Required for Disassembly (60X, MPX)
Mictor A pin 11	A3:5	A2	Required for Disassembly (60X, MPX)
Mictor A pin 13	A3:4	A3	Required for Disassembly (60X, MPX)
Mictor A pin 15	A3:3	A4	Required for Disassembly (60X, MPX)
Mictor A pin 17	A3:2	A5	Required for Disassembly (60X, MPX)
Mictor A pin 19	A3:1	A6	Required for Disassembly (60X, MPX)
Mictor A pin 21	A3:0	A7	Required for Disassembly (60X, MPX)
Mictor A pin 23	A2:7	A8	Required for Disassembly (60X, MPX)
Mictor A pin 25	A2:6	A9	Required for Disassembly (60X, MPX)
Mictor A pin 27	A2:5	A10	Required for Disassembly (60X, MPX)
Mictor A pin 29	A2:4	A11	Required for Disassembly (60X, MPX)
Mictor A pin 31	A2:3	A12	Required for Disassembly (60X, MPX)
Mictor A pin 33	A2:2	A13	Required for Disassembly (60X, MPX)
Mictor A pin 35	A2:1	A14	Required for Disassembly (60X, MPX)
Mictor A pin 37	A2:0	A15	Required for Disassembly (60X, MPX)
Mictor A pin 38	A0:0	A31	Required for Disassembly (60X, MPX)
Mictor A pin 36	A0:1	A30	Required for Disassembly (60X, MPX)
Mictor A pin 34	A0:2	A29	Required for Disassembly (60X, MPX)
Mictor A pin 32	A0:3	A28	Required for Disassembly (60X, MPX)

**Table 3-66: CPU to Mictor connections for Mictor A pins for MPC7410 (cont.)**

AMP Mictor number	Logic analyzer channel name	TMS546 MPC7410 signal name	Required/Not required (for 60X or MPX)
Mictor A pin 30	A0:4	A27	Required for Disassembly (60X, MPX)
Mictor A pin 28	A0:5	A26	Required for Disassembly (60X, MPX)
Mictor A pin 26	A0:6	A25	Required for Disassembly (60X, MPX)
Mictor A pin 24	A0:7	A24	Required for Disassembly (60X, MPX)
Mictor A pin 22	A1:0	A23	Required for Disassembly (60X, MPX)
Mictor A pin 20	A1:1	A22	Required for Disassembly (60X, MPX)
Mictor A pin 18	A1:2	A21	Required for Disassembly (60X, MPX)
Mictor A pin 16	A1:3	A20	Required for Disassembly (60X, MPX)
Mictor A pin 14	A1:4	A19	Required for Disassembly (60X, MPX)
Mictor A pin 12	A1:5	A18	Required for Disassembly (60X, MPX)
Mictor A pin 10	A1:6	A17	Required for Disassembly (60X, MPX)
Mictor A pin 08	A1:7	A16	Required for Disassembly (60X, MPX)
Mictor A pin 06	Clock 1	TA_	Required for Disassembly (60X, MPX)

**Table 3-67: CPU to Mictor connections for Mictor C pins for MPC7410**

AMP Mictor number	Logic analyzer channel name	TMS546 MPC7410 signal name	Required/Not required (for 60X or MPX)
Mictor C pin 05	Clock 3	SYSCLK*	Required for Disassembly (60X, MPX)
Mictor C pin 07	C3:7	TT3	Required for Disassembly (60X, MPX)
Mictor C pin 09	C3:6	TT2	Required for Disassembly (60X, MPX)
Mictor C pin 11	C3:5	AMON_	Required for Disassembly (MPX - optional)
Mictor C pin 13	C3:4	BG_	Required for Disassembly (60X, MPX)
Mictor C pin 15	C3:3	TSIZ2	Required for Disassembly (60X, MPX)
Mictor C pin 17	C3:2	TBST_	Required for Disassembly (60X, MPX)
Mictor C pin 19	C3:1	TT0	Required for Disassembly (60X, MPX)
Mictor C pin 21	C3:0	CI_	Required for Disassembly (60X, MPX)
Mictor C pin 23	C2:7	TSIZ1	Required for Disassembly (60X, MPX)
Mictor C pin 25	C2:6	TSIZ0	Required for Disassembly (60X, MPX)
Mictor C pin 27	C2:5	A32	Not required

**Table 3-67: CPU to Mictor connections for Mictor C pins for MPC7410 (cont.)**

<b>AMP Mictor number</b>	<b>Logic analyzer channel name</b>	<b>TMS546 MPC7410 signal name</b>	<b>Required/Not required (for 60X or MPX)</b>
Mictor C pin 29	C2:4	ABB_	Required for Disassembly (60X), Optional
Mictor C pin 31	C2:3	DRTRY_/DTI[1]	Required for Disassembly (60X, MPX)
Mictor C pin 33	C2:2	TS_	Required for Disassembly (60X, MPX)
Mictor C pin 35	C2:1	AACK_	Required for Disassembly (60X, MPX)
Mictor C pin 37	C2:0	ARTRY_	Required for Disassembly (60X, MPX)
Mictor C pin 38	C0:0	DTI[3]	Not required
Mictor C pin 36	C0:1	A35	Not required
Mictor C pin 34	C0:2	DTI[2]	Required for Disassembly (MPX)
Mictor C pin 32	C0:3	A34	Not required
Mictor C pin 30	C0:4	DBWO_	Required for Disassembly (60X)
Mictor C pin 28	C0:5	GBL_	Required for Disassembly (60X, MPX)
Mictor C pin 26	C0:6	DTI[0]	Required for Disassembly (MPX)
Mictor C pin 24	C0:7	TT1	Required for Disassembly (60X, MPX)
Mictor C pin 22	C1:0	A33	Not required
Mictor C pin 20	C1:1	HRESET_	Required for Disassembly (60X, MPX)
Mictor C pin 18	C1:2	TT4	Required for Disassembly (60X, MPX)
Mictor C pin 16	C1:3	SHD_/SHD[0]	Required for Disassembly (60X, MPX)
Mictor C pin 14	C1:4	DBG=_	Required for Disassembly (60X, MPX) - double probed, same as DBG_ signal
Mictor C pin 12	C1:5	BR_	Required for Disassembly (60X, MPX)
Mictor C pin 10	C1:6	SHD[1]	Required for Disassembly (MPX)
Mictor C pin 08	C1:7	WT_	Required for Disassembly (60X, MPX)
Mictor C pin 06	Qual1		No signal

\* **Reference clock**

**Table 3-68: CPU to Mictor connections for Mictor D pins for MPC7410**

<b>AMP Mictor number</b>	<b>Logic analyzer channel name</b>	<b>TMS546 MPC7410 signal name</b>	<b>Required/Not required (for 60X or MPX)</b>
Mictor D pin 05	Qual 0	DMON_	Required for Disassembly (MPX - optional)
Mictor D pin 07	D3:7	DL0	Required for Disassembly (60X, MPX)
Mictor D pin 09	D3:6	DL1	Required for Disassembly (60X, MPX)
Mictor D pin 11	D3:5	DL2	Required for Disassembly (60X, MPX)
Mictor D pin 13	D3:4	DL3	Required for Disassembly (60X, MPX)
Mictor D pin 15	D3:3	DL4	Required for Disassembly (60X, MPX)
Mictor D pin 17	D3:2	DL5	Required for Disassembly (60X, MPX)
Mictor D pin 19	D3:1	DL6	Required for Disassembly (60X, MPX)
Mictor D pin 21	D3:0	DL7	Required for Disassembly (60X, MPX)
Mictor D pin 23	D2:7	DL8	Required for Disassembly (60X, MPX)
Mictor D pin 25	D2:6	DL9	Required for Disassembly (60X, MPX)
Mictor D pin 27	D2:5	DL10	Required for Disassembly (60X, MPX)
Mictor D pin 29	D2:4	DL11	Required for Disassembly (60X, MPX)
Mictor D pin 31	D2:3	DL12	Required for Disassembly (60X, MPX)
Mictor D pin 33	D2:2	DL13	Required for Disassembly (60X, MPX)
Mictor D pin 35	D2:1	DL14	Required for Disassembly (60X, MPX)
Mictor D pin 37	D2:0	DL15	Required for Disassembly (60X, MPX)
Mictor D pin 38	D0:0	DL31	Required for Disassembly (60X, MPX)
Mictor D pin 36	D0:1	DL30	Required for Disassembly (60X, MPX)
Mictor D pin 34	D0:2	DL29	Required for Disassembly (60X, MPX)
Mictor D pin 32	D0:3	DL28	Required for Disassembly (60X, MPX)
Mictor D pin 30	D0:4	DL27	Required for Disassembly (60X, MPX)
Mictor D pin 28	D0:5	DL26	Required for Disassembly (60X, MPX)
Mictor D pin 26	D0:6	DL25	Required for Disassembly (60X, MPX)
Mictor D pin 24	D0:7	DL24	Required for Disassembly (60X, MPX)
Mictor D pin 22	D1:0	DL23	Required for Disassembly (60X, MPX)
Mictor D pin 20	D1:1	DL22	Required for Disassembly (60X, MPX)
Mictor D pin 18	D1:2	DL21	Required for Disassembly (60X, MPX)
Mictor D pin 16	D1:3	DL20	Required for Disassembly (60X, MPX)
Mictor D pin 14	D1:4	DL19	Required for Disassembly (60X, MPX)
Mictor D pin 12	D1:5	DL18	Required for Disassembly (60X, MPX)

**Table 3-68: CPU to Mictor connections for Mictor D pins for MPC7410 (cont.)**

AMP Mictor number	Logic analyzer channel name	TMS546 MPC7410 signal name	Required/Not required (for 60X or MPX)
Mictor D pin 10	D1:6	DL17	Required for Disassembly (60X, MPX)
Mictor D pin 08	D1:7	DL16	Required for Disassembly (60X, MPX)
Mictor D pin 06	Clock 2	DBB_	Required for Disassembly (60X)

**Table 3-69: CPU to Mictor connections for Mictor E pins for MPC7410**

AMP Mictor number	Logic analyzer channel name	TMS546 MPC7410 signal name	Required/Not required (for 60X or MPX)
Mictor E pin 05	Qual 3	DBG_	Required for Disassembly (60X, MPX)
Mictor E pin 07	E3:7	DH0	Required for Disassembly (60X, MPX)
Mictor E pin 09	E3:6	DH1	Required for Disassembly (60X, MPX)
Mictor E pin 11	E3:5	DH2	Required for Disassembly (60X, MPX)
Mictor E pin 13	E3:4	DH3	Required for Disassembly (60X, MPX)
Mictor E pin 15	E3:3	DH4	Required for Disassembly (60X, MPX)
Mictor E pin 17	E3:2	DH5	Required for Disassembly (60X, MPX)
Mictor E pin 19	E3:1	DH6	Required for Disassembly (60X, MPX)
Mictor E pin 21	E3:0	DH7	Required for Disassembly (60X, MPX)
Mictor E pin 23	E2:7	DH8	Required for Disassembly (60X, MPX)
Mictor E pin 25	E2:6	DH9	Required for Disassembly (60X, MPX)
Mictor E pin 27	E2:5	DH10	Required for Disassembly (60X, MPX)
Mictor E pin 29	E2:4	DH11	Required for Disassembly (60X, MPX)
Mictor E pin 31	E2:3	DH12	Required for Disassembly (60X, MPX)
Mictor E pin 33	E2:2	DH13	Required for Disassembly (60X, MPX)
Mictor E pin 35	E2:1	DH14	Required for Disassembly (60X, MPX)
Mictor E pin 37	E2:0	DH15	Required for Disassembly (60X, MPX)
Mictor E pin 38	E0:0	DH31	Required for Disassembly (60X, MPX)
Mictor E pin 36	E0:1	DH30	Required for Disassembly (60X, MPX)
Mictor E pin 34	E0:2	DH29	Required for Disassembly (60X, MPX)
Mictor E pin 32	E0:3	DH28	Required for Disassembly (60X, MPX)
Mictor E pin 30	E0:4	DH27	Required for Disassembly (60X, MPX)
Mictor E pin 28	E0:5	DH26	Required for Disassembly (60X, MPX)

**Table 3-69: CPU to Mictor connections for Mictor E pins for MPC7410 (cont.)**

AMP Mictor number	Logic analyzer channel name	TMS546 MPC7410 signal name	Required/Not required (for 60X or MPX)
Mictor E pin 26	E0:6	DH25	Required for Disassembly (60X, MPX)
Mictor E pin 24	E0:7	DH24	Required for Disassembly (60X, MPX)
Mictor E pin 22	E1:0	DH23	Required for Disassembly (60X, MPX)
Mictor E pin 20	E1:1	DH22	Required for Disassembly (60X, MPX)
Mictor E pin 18	E1:2	DH21	Required for Disassembly (60X, MPX)
Mictor E pin 16	E1:3	DH20	Required for Disassembly (60X, MPX)
Mictor E pin 14	E1:4	DH19	Required for Disassembly (60X, MPX)
Mictor E pin 12	E1:5	DH18	Required for Disassembly (60X, MPX)
Mictor E pin 10	E1:6	DH17	Required for Disassembly (60X, MPX)
Mictor E pin 08	E1:7	DH16	Required for Disassembly (60X, MPX)
Mictor E pin 06	Qual 2	DRDY_	Required for Disassembly (MPX)

**Connections for MPC7450**

Tables 3-70 through 3-73 show the mictor pin connections for MPC7450.

**Table 3-70: CPU to Mictor connections for Mictor A pins for MPC7450**

AMP Mictor number	Logic analyzer channel name	TMS546 MPC7410 signal name	Required/Not required (for 60X or MPX)
Mictor A pin 05	Clock 0	TEA_	Required for Disassembly (60X, MPX)
Mictor A pin 07	A3:7	A0	Required for Disassembly (60X, MPX)
Mictor A pin 09	A3:6	A1	Required for Disassembly (60X, MPX)
Mictor A pin 11	A3:5	A2	Required for Disassembly (60X, MPX)
Mictor A pin 13	A3:4	A3	Required for Disassembly (60X, MPX)
Mictor A pin 15	A3:3	A4	Required for Disassembly (60X, MPX)
Mictor A pin 17	A3:2	A5	Required for Disassembly (60X, MPX)
Mictor A pin 19	A3:1	A6	Required for Disassembly (60X, MPX)
Mictor A pin 21	A3:0	A7	Required for Disassembly (60X, MPX)
Mictor A pin 23	A2:7	A8	Required for Disassembly (60X, MPX)
Mictor A pin 25	A2:6	A9	Required for Disassembly (60X, MPX)
Mictor A pin 27	A2:5	A10	Required for Disassembly (60X, MPX)
Mictor A pin 29	A2:4	A11	Required for Disassembly (60X, MPX)

**Table 3- 70: CPU to Mictor connections for Mictor A pins for MPC7450 (cont.)**

<b>AMP Mictor number</b>	<b>Logic analyzer channel name</b>	<b>TMS546 MPC7410 signal name</b>	<b>Required/Not required (for 60X or MPX)</b>
Mictor A pin 31	A2:3	A12	Required for Disassembly (60X, MPX)
Mictor A pin 33	A2:2	A13	Required for Disassembly (60X, MPX)
Mictor A pin 35	A2:1	A14	Required for Disassembly (60X, MPX)
Mictor A pin 37	A2:0	A15	Required for Disassembly (60X, MPX)
Mictor A pin 38	A0:0	A31	Required for Disassembly (60X, MPX)
Mictor A pin 36	A0:1	A30	Required for Disassembly (60X, MPX)
Mictor A pin 34	A0:2	A29	Required for Disassembly (60X, MPX)
Mictor A pin 32	A0:3	A28	Required for Disassembly (60X, MPX)
Mictor A pin 30	A0:4	A27	Required for Disassembly (60X, MPX)
Mictor A pin 28	A0:5	A26	Required for Disassembly (60X, MPX)
Mictor A pin 26	A0:6	A25	Required for Disassembly (60X, MPX)
Mictor A pin 24	A0:7	A24	Required for Disassembly (60X, MPX)
Mictor A pin 22	A1:0	A23	Required for Disassembly (60X, MPX)
Mictor A pin 20	A1:1	A22	Required for Disassembly (60X, MPX)
Mictor A pin 18	A1:2	A21	Required for Disassembly (60X, MPX)
Mictor A pin 16	A1:3	A20	Required for Disassembly (60X, MPX)
Mictor A pin 14	A1:4	A19	Required for Disassembly (60X, MPX)
Mictor A pin 12	A1:5	A18	Required for Disassembly (60X, MPX)
Mictor A pin 10	A1:6	A17	Required for Disassembly (60X, MPX)
Mictor A pin 08	A1:7	A16	Required for Disassembly (60X, MPX)
Mictor A pin 06	Clock 1	TA_	Required for Disassembly (60X, MPX)

**Table 3- 71: CPU to Mictor connections for Mictor C pins for MPC7450**

<b>AMP Mictor number</b>	<b>Logic analyzer channel name</b>	<b>TMS546 MPC7410 signal name</b>	<b>Required/Not required (for 60X or MPX)</b>
Mictor C pin 05	Clock 3	SYSClk*	Required for Disassembly (60X, MPX)
Mictor C pin 07	C3:7	TT3	Required for Disassembly (60X, MPX)
Mictor C pin 09	C3:6	TT2	Required for Disassembly (60X, MPX)
Mictor C pin 11	C3:5	AMON_	Required for Disassembly (MPX - optional)



**Table 3-71: CPU to Mictor connections for Mictor C pins for MPC7450 (cont.)**

AMP Mictor number	Logic analyzer channel name	TMS546 MPC7410 signal name	Required/Not required (for 60X or MPX)
Mictor C pin 13	C3:4	BG_	Required for Disassembly (60X, MPX)
Mictor C pin 15	C3:3	TSIZ2	Required for Disassembly (60X, MPX)
Mictor C pin 17	C3:2	TBST_	Required for Disassembly (60X, MPX)
Mictor C pin 19	C3:1	TT0	Required for Disassembly (60X, MPX)
Mictor C pin 21	C3:0	CI_	Required for Disassembly (60X, MPX)
Mictor C pin 23	C2:7	TSIZ1	Required for Disassembly (60X, MPX)
Mictor C pin 25	C2:6	TSIZ0	Required for Disassembly (60X, MPX)
Mictor C pin 27	C2:5	A32	Not required
Mictor C pin 29	C2:4	ABB_	Not required
Mictor C pin 31	C2:3	DRTRY_/DTI[1]	Required for Disassembly (60X, MPX)
Mictor C pin 33	C2:2	TS_	Required for Disassembly (60X, MPX)
Mictor C pin 35	C2:1	AACK_	Required for Disassembly (60X, MPX)
Mictor C pin 37	C2:0	ARTRY_	Required for Disassembly (60X, MPX)
Mictor C pin 38	C0:0	DTI[3]	Required for Disassembly (MPX)
Mictor C pin 36	C0:1	A35	Required for Disassembly (60X, MPX)
Mictor C pin 34	C0:2	DTI[2]	Required for Disassembly (MPX)
Mictor C pin 32	C0:3	A34	Required for Disassembly (60X, MPX)
Mictor C pin 30	C0:4	DBWO_	Not required
Mictor C pin 28	C0:5	GBL_	Required for Disassembly (60X, MPX)
Mictor C pin 26	C0:6	DTI[0]	Required for Disassembly (MPX)
Mictor C pin 24	C0:7	TT1	Required for Disassembly (60X, MPX)
Mictor C pin 22	C1:0	A33	Required for Disassembly (60X, MPX)
Mictor C pin 20	C1:1	HRESET_	Required for Disassembly (60X, MPX)
Mictor C pin 18	C1:2	TT4	Required for Disassembly (60X, MPX)
Mictor C pin 16	C1:3	SHD_/SHD[0]	Required for Disassembly (60X, MPX)
Mictor C pin 14	C1:4	DBG=_	Required for Disassembly (60X, MPX) - double probed, same as DBG_ signal
Mictor C pin 12	C1:5	BR_	Required for Disassembly (60X, MPX)
Mictor C pin 10	C1:6	SHD[1]	Required for Disassembly (60X, MPX)
Mictor C pin 08	C1:7	WT_	Required for Disassembly (60X, MPX)
Mictor C pin 06	Qual1		No signal

**Table 3- 72: CPU to Mictor connections for Mictor D pins for MPC7450**

<b>AMP Mictor number</b>	<b>Logic analyzer channel name</b>	<b>TMS546 MPC7410 signal name</b>	<b>Required/Not required (for 60X or MPX)</b>
Mictor D pin 05	Qual 0	DMON_	Required for Disassembly (MPX - optional)
Mictor D pin 07	D3:7	DL0	Required for Disassembly (60X, MPX)
Mictor D pin 09	D3:6	DL1	Required for Disassembly (60X, MPX)
Mictor D pin 11	D3:5	DL2	Required for Disassembly (60X, MPX)
Mictor D pin 13	D3:4	DL3	Required for Disassembly (60X, MPX)
Mictor D pin 15	D3:3	DL4	Required for Disassembly (60X, MPX)
Mictor D pin 17	D3:2	DL5	Required for Disassembly (60X, MPX)
Mictor D pin 19	D3:1	DL6	Required for Disassembly (60X, MPX)
Mictor D pin 21	D3:0	DL7	Required for Disassembly (60X, MPX)
Mictor D pin 23	D2:7	DL8	Required for Disassembly (60X, MPX)
Mictor D pin 25	D2:6	DL9	Required for Disassembly (60X, MPX)
Mictor D pin 27	D2:5	DL10	Required for Disassembly (60X, MPX)
Mictor D pin 29	D2:4	DL11	Required for Disassembly (60X, MPX)
Mictor D pin 31	D2:3	DL12	Required for Disassembly (60X, MPX)
Mictor D pin 33	D2:2	DL13	Required for Disassembly (60X, MPX)
Mictor D pin 35	D2:1	DL14	Required for Disassembly (60X, MPX)
Mictor D pin 37	D2:0	DL15	Required for Disassembly (60X, MPX)
Mictor D pin 38	D0:0	DL31	Required for Disassembly (60X, MPX)
Mictor D pin 36	D0:1	DL30	Required for Disassembly (60X, MPX)
Mictor D pin 34	D0:2	DL29	Required for Disassembly (60X, MPX)
Mictor D pin 32	D0:3	DL28	Required for Disassembly (60X, MPX)
Mictor D pin 30	D0:4	DL27	Required for Disassembly (60X, MPX)
Mictor D pin 28	D0:5	DL26	Required for Disassembly (60X, MPX)
Mictor D pin 26	D0:6	DL25	Required for Disassembly (60X, MPX)
Mictor D pin 24	D0:7	DL24	Required for Disassembly (60X, MPX)
Mictor D pin 22	D1:0	DL23	Required for Disassembly (60X, MPX)
Mictor D pin 20	D1:1	DL22	Required for Disassembly (60X, MPX)
Mictor D pin 18	D1:2	DL21	Required for Disassembly (60X, MPX)
Mictor D pin 16	D1:3	DL20	Required for Disassembly (60X, MPX)
Mictor D pin 14	D1:4	DL19	Required for Disassembly (60X, MPX)
Mictor D pin 12	D1:5	DL18	Required for Disassembly (60X, MPX)

**Table 3-72: CPU to Mictor connections for Mictor D pins for MPC7450 (cont.)**

AMP Mictor number	Logic analyzer channel name	TMS546 MPC7410 signal name	Required/Not required (for 60X or MPX)
Mictor D pin 10	D1:6	DL17	Required for Disassembly (60X, MPX)
Mictor D pin 08	D1:7	DL16	Required for Disassembly (60X, MPX)
Mictor D pin 06	Clock 2	DBB_	Not required

**Table 3-73: CPU to Mictor connections for Mictor E pins for MPC7450**

AMP Mictor number	Logic analyzer channel name	TMS546 MPC7410 signal name	Required/Not required (for 60X or MPX)
Mictor E pin 05	Qual 3	DBG_	Required for Disassembly (60X, MPX)
Mictor E pin 07	E3:7	DH0	Required for Disassembly (60X, MPX)
Mictor E pin 09	E3:6	DH1	Required for Disassembly (60X, MPX)
Mictor E pin 11	E3:5	DH2	Required for Disassembly (60X, MPX)
Mictor E pin 13	E3:4	DH3	Required for Disassembly (60X, MPX)
Mictor E pin 15	E3:3	DH4	Required for Disassembly (60X, MPX)
Mictor E pin 17	E3:2	DH5	Required for Disassembly (60X, MPX)
Mictor E pin 19	E3:1	DH6	Required for Disassembly (60X, MPX)
Mictor E pin 21	E3:0	DH7	Required for Disassembly (60X, MPX)
Mictor E pin 23	E2:7	DH8	Required for Disassembly (60X, MPX)
Mictor E pin 25	E2:6	DH9	Required for Disassembly (60X, MPX)
Mictor E pin 27	E2:5	DH10	Required for Disassembly (60X, MPX)
Mictor E pin 29	E2:4	DH11	Required for Disassembly (60X, MPX)
Mictor E pin 31	E2:3	DH12	Required for Disassembly (60X, MPX)
Mictor E pin 33	E2:2	DH13	Required for Disassembly (60X, MPX)
Mictor E pin 35	E2:1	DH14	Required for Disassembly (60X, MPX)
Mictor E pin 37	E2:0	DH15	Required for Disassembly (60X, MPX)
Mictor E pin 38	E0:0	DH31	Required for Disassembly (60X, MPX)
Mictor E pin 36	E0:1	DH30	Required for Disassembly (60X, MPX)
Mictor E pin 34	E0:2	DH29	Required for Disassembly (60X, MPX)
Mictor E pin 32	E0:3	DH28	Required for Disassembly (60X, MPX)
Mictor E pin 30	E0:4	DH27	Required for Disassembly (60X, MPX)
Mictor E pin 28	E0:5	DH26	Required for Disassembly (60X, MPX)

**Table 3- 73: CPU to Mictor connections for Mictor E pins for MPC7450 (cont.)**

AMP Mictor number	Logic analyzer channel name	TMS546 MPC7410 signal name	Required/Not required (for 60X or MPX)
Mictor E pin 26	E0:6	DH25	Required for Disassembly (60X, MPX)
Mictor E pin 24	E0:7	DH24	Required for Disassembly (60X, MPX)
Mictor E pin 22	E1:0	DH23	Required for Disassembly (60X, MPX)
Mictor E pin 20	E1:1	DH22	Required for Disassembly (60X, MPX)
Mictor E pin 18	E1:2	DH21	Required for Disassembly (60X, MPX)
Mictor E pin 16	E1:3	DH20	Required for Disassembly (60X, MPX)
Mictor E pin 14	E1:4	DH19	Required for Disassembly (60X, MPX)
Mictor E pin 12	E1:5	DH18	Required for Disassembly (60X, MPX)
Mictor E pin 10	E1:6	DH17	Required for Disassembly (60X, MPX)
Mictor E pin 08	E1:7	DH16	Required for Disassembly (60X, MPX)
Mictor E pin 06	Qual 2	DRDY_	Required for Disassembly (MPX)

### Connections for PPC750CX

Tables 3-74 through 3-77 show the mictor pin connections for PPC750CX.

**Table 3- 74: CPU to Mictor connections for Mictor A pins for PPC750CX**

AMP Mictor number	Logic analyzer channel name	TMS546 MPC7410 signal name	Required/Not required (for 60X or MPX)
Mictor A pin 05	Clock 0	TEA_	Required for Disassembly (60X)
Mictor A pin 07	A3:7	A0	Required for Disassembly (60X)
Mictor A pin 09	A3:6	A1	Required for Disassembly (60X)
Mictor A pin 11	A3:5	A2	Required for Disassembly (60X)
Mictor A pin 13	A3:4	A3	Required for Disassembly (60X)
Mictor A pin 15	A3:3	A4	Required for Disassembly (60X)
Mictor A pin 17	A3:2	A5	Required for Disassembly (60X)
Mictor A pin 19	A3:1	A6	Required for Disassembly (60X)
Mictor A pin 21	A3:0	A7	Required for Disassembly (60X)
Mictor A pin 23	A2:7	A8	Required for Disassembly (60X)
Mictor A pin 25	A2:6	A9	Required for Disassembly (60X)
Mictor A pin 27	A2:5	A10	Required for Disassembly (60X)
Mictor A pin 29	A2:4	A11	Required for Disassembly (60X)

**Table 3-74: CPU to Mictor connections for Mictor A pins for PPC750CX (cont.)**

AMP Mictor number	Logic analyzer channel name	TMS546 MPC7410 signal name	Required/Not required (for 60X or MPX)
Mictor A pin 31	A2:3	A12	Required for Disassembly (60X)
Mictor A pin 33	A2:2	A13	Required for Disassembly (60X)
Mictor A pin 35	A2:1	A14	Required for Disassembly (60X)
Mictor A pin 37	A2:0	A15	Required for Disassembly (60X)
Mictor A pin 38	A0:0	A31	Required for Disassembly (60X)
Mictor A pin 36	A0:1	A30	Required for Disassembly (60X)
Mictor A pin 34	A0:2	A29	Required for Disassembly (60X)
Mictor A pin 32	A0:3	A28	Required for Disassembly (60X)
Mictor A pin 30	A0:4	A27	Required for Disassembly (60X)
Mictor A pin 28	A0:5	A26	Required for Disassembly (60X)
Mictor A pin 26	A0:6	A25	Required for Disassembly (60X)
Mictor A pin 24	A0:7	A24	Required for Disassembly (60X)
Mictor A pin 22	A1:0	A23	Required for Disassembly (60X)
Mictor A pin 20	A1:1	A22	Required for Disassembly (60X)
Mictor A pin 18	A1:2	A21	Required for Disassembly (60X)
Mictor A pin 16	A1:3	A20	Required for Disassembly (60X)
Mictor A pin 14	A1:4	A19	Required for Disassembly (60X)
Mictor A pin 12	A1:5	A18	Required for Disassembly (60X)
Mictor A pin 10	A1:6	A17	Required for Disassembly (60X)
Mictor A pin 08	A1:7	A16	Required for Disassembly (60X)
Mictor A pin 06	Clock 1	TA_	Required for Disassembly (60X)

**Table 3-75: CPU to Mictor connections for Mictor C pins for PPC750CX**

AMP Mictor number	Logic analyzer channel name	TMS546 MPC7410 signal name	Required/Not required (for 60X or MPX)
Mictor C pin 05	Clock 3	SYSCLK*	Required for Disassembly (60X)
Mictor C pin 07	C3:7	TT3	Required for Disassembly (60X)
Mictor C pin 09	C3:6	TT2	Required for Disassembly (60X)
Mictor C pin 11	C3:5	AMON_	Not required
Mictor C pin 13	C3:4	BG_	Required for Disassembly (60X)

**Table 3- 75: CPU to Mictor connections for Mictor C pins for PPC750CX (cont.)**

<b>AMP Mictor number</b>	<b>Logic analyzer channel name</b>	<b>TMS546 MPC7410 signal name</b>	<b>Required/Not required (for 60X or MPX)</b>
Mictor C pin 15	C3:3	TSIZ2	Required for Disassembly (60X)
Mictor C pin 17	C3:2	TBST_	Required for Disassembly (60X)
Mictor C pin 19	C3:1	TT0	Required for Disassembly (60X)
Mictor C pin 21	C3:0	CI_	Required for Disassembly (60X)
Mictor C pin 23	C2:7	TSIZ1	Required for Disassembly (60X)
Mictor C pin 25	C2:6	TSIZ0	Required for Disassembly (60X)
Mictor C pin 27	C2:5	A32	Not required
Mictor C pin 29	C2:4	ABB_	Required for Disassembly (60X), Optional
Mictor C pin 31	C2:3	DRTRY_/DTI[1]	Required for Disassembly (60X -optional)
Mictor C pin 33	C2:2	TS_	Required for Disassembly (60X)
Mictor C pin 35	C2:1	AACK_	Required for Disassembly (60X)
Mictor C pin 37	C2:0	ARTRY_	Required for Disassembly (60X)
Mictor C pin 38	C0:0	DTI[3]	Not required
Mictor C pin 36	C0:1	A35	Not required
Mictor C pin 34	C0:2	DTI[2]	Not required
Mictor C pin 32	C0:3	A34	Not required
Mictor C pin 30	C0:4	DBWO_	Not required
Mictor C pin 28	C0:5	GBL_	Required for Disassembly (60X)
Mictor C pin 26	C0:6	DTI[0]	Not required
Mictor C pin 24	C0:7	TT1	Required for Disassembly (60X)
Mictor C pin 22	C1:0	A33	Not required
Mictor C pin 20	C1:1	HRESET_	Required for Disassembly (60X)
Mictor C pin 18	C1:2	TT4	Required for Disassembly (60X)
Mictor C pin 16	C1:3	SHD_/SHD[0]	Required for Disassembly (60X)
Mictor C pin 14	C1:4	DBG=_	Required for Disassembly (60X) - double probed, same as DBG_ signal
Mictor C pin 12	C1:5	BR_	Required for Disassembly (60X)
Mictor C pin 10	C1:6	SHD[1]	Not required
Mictor C pin 08	C1:7	WT_	Required for Disassembly (60X)

**Table 3-75: CPU to Mictor connections for Mictor C pins for PPC750CX (cont.)**

AMP Mictor number	Logic analyzer channel name	TMS546 MPC7410 signal name	Required/Not required (for 60X or MPX)
Mictor C pin 06	Qual1		No signal

\* Reference clock

**Table 3-76: CPU to Mictor connections for Mictor D pins for PPC750CX**

AMP Mictor number	Logic analyzer channel name	TMS546 MPC7410 signal name	Required/Not required (for 60X or MPX)
Mictor D pin 05	Qual 0	DMON_	Not required
Mictor D pin 07	D3:7	DL0	Required for Disassembly (60X)
Mictor D pin 09	D3:6	DL1	Required for Disassembly (60X)
Mictor D pin 11	D3:5	DL2	Required for Disassembly (60X)
Mictor D pin 13	D3:4	DL3	Required for Disassembly (60X)
Mictor D pin 15	D3:3	DL4	Required for Disassembly (60X)
Mictor D pin 17	D3:2	DL5	Required for Disassembly (60X)
Mictor D pin 19	D3:1	DL6	Required for Disassembly (60X)
Mictor D pin 21	D3:0	DL7	Required for Disassembly (60X)
Mictor D pin 23	D2:7	DL8	Required for Disassembly (60X)
Mictor D pin 25	D2:6	DL9	Required for Disassembly (60X)
Mictor D pin 27	D2:5	DL10	Required for Disassembly (60X)
Mictor D pin 29	D2:4	DL11	Required for Disassembly (60X)
Mictor D pin 31	D2:3	DL12	Required for Disassembly (60X)
Mictor D pin 33	D2:2	DL13	Required for Disassembly (60X)
Mictor D pin 35	D2:1	DL14	Required for Disassembly (60X)
Mictor D pin 37	D2:0	DL15	Required for Disassembly (60X)
Mictor D pin 38	D0:0	DL31	Required for Disassembly (60X)
Mictor D pin 36	D0:1	DL30	Required for Disassembly (60X)
Mictor D pin 34	D0:2	DL29	Required for Disassembly (60X)
Mictor D pin 32	D0:3	DL28	Required for Disassembly (60X)
Mictor D pin 30	D0:4	DL27	Required for Disassembly (60X)
Mictor D pin 28	D0:5	DL26	Required for Disassembly (60X)
Mictor D pin 26	D0:6	DL25	Required for Disassembly (60X)

**Table 3-76: CPU to Mictor connections for Mictor D pins for PPC750CX (cont.)**

<b>AMP Mictor number</b>	<b>Logic analyzer channel name</b>	<b>TMS546 MPC7410 signal name</b>	<b>Required/Not required (for 60X or MPX)</b>
Mictor D pin 24	D0:7	DL24	Required for Disassembly (60X)
Mictor D pin 22	D1:0	DL23	Required for Disassembly (60X)
Mictor D pin 20	D1:1	DL22	Required for Disassembly (60X)
Mictor D pin 18	D1:2	DL21	Required for Disassembly (60X)
Mictor D pin 16	D1:3	DL20	Required for Disassembly (60X)
Mictor D pin 14	D1:4	DL19	Required for Disassembly (60X)
Mictor D pin 12	D1:5	DL18	Required for Disassembly (60X)
Mictor D pin 10	D1:6	DL17	Required for Disassembly (60X)
Mictor D pin 08	D1:7	DL16	Required for Disassembly (60X)
Mictor D pin 06	Clock 2	DBB_	Required for Disassembly (60X)

**Table 3-77: CPU to Mictor connections for Mictor E pins for PPC750CX**

<b>AMP Mictor number</b>	<b>Logic analyzer channel name</b>	<b>TMS546 MPC7410 signal name</b>	<b>Required/Not required (for 60X or MPX)</b>
Mictor E pin 05	Qual 3	DBG_	Required for Disassembly (60X)
Mictor E pin 07	E3:7	DH0	Required for Disassembly (60X)
Mictor E pin 09	E3:6	DH1	Required for Disassembly (60X)
Mictor E pin 11	E3:5	DH2	Required for Disassembly (60X)
Mictor E pin 13	E3:4	DH3	Required for Disassembly (60X)
Mictor E pin 15	E3:3	DH4	Required for Disassembly (60X)
Mictor E pin 17	E3:2	DH5	Required for Disassembly (60X)
Mictor E pin 19	E3:1	DH6	Required for Disassembly (60X)
Mictor E pin 21	E3:0	DH7	Required for Disassembly (60X)
Mictor E pin 23	E2:7	DH8	Required for Disassembly (60X)
Mictor E pin 25	E2:6	DH9	Required for Disassembly (60X)
Mictor E pin 27	E2:5	DH10	Required for Disassembly (60X)
Mictor E pin 29	E2:4	DH11	Required for Disassembly (60X)
Mictor E pin 31	E2:3	DH12	Required for Disassembly (60X)
Mictor E pin 33	E2:2	DH13	Required for Disassembly (60X)
Mictor E pin 35	E2:1	DH14	Required for Disassembly (60X)



**Table 3-77: CPU to Mictor connections for Mictor E pins for PPC750CX (cont.)**

AMP Mictor number	Logic analyzer channel name	TMS546 MPC7410 signal name	Required/Not required (for 60X or MPX)
Mictor E pin 37	E2:0	DH15	Required for Disassembly (60X)
Mictor E pin 38	E0:0	DH31	Required for Disassembly (60X)
Mictor E pin 36	E0:1	DH30	Required for Disassembly (60X)
Mictor E pin 34	E0:2	DH29	Required for Disassembly (60X)
Mictor E pin 32	E0:3	DH28	Required for Disassembly (60X)
Mictor E pin 30	E0:4	DH27	Required for Disassembly (60X)
Mictor E pin 28	E0:5	DH26	Required for Disassembly (60X)
Mictor E pin 26	E0:6	DH25	Required for Disassembly (60X)
Mictor E pin 24	E0:7	DH24	Required for Disassembly (60X)
Mictor E pin 22	E1:0	DH23	Required for Disassembly (60X)
Mictor E pin 20	E1:1	DH22	Required for Disassembly (60X)
Mictor E pin 18	E1:2	DH21	Required for Disassembly (60X)
Mictor E pin 16	E1:3	DH20	Required for Disassembly (60X)
Mictor E pin 14	E1:4	DH19	Required for Disassembly (60X)
Mictor E pin 12	E1:5	DH18	Required for Disassembly (60X)
Mictor E pin 10	E1:6	DH17	Required for Disassembly (60X)
Mictor E pin 08	E1:7	DH16	Required for Disassembly (60X)
Mictor E pin 06	Qual 2	DRDY_	Not required

### Connections for MPC7410\_ALT Support

Tables 3-78 through 3-81 show the mictor pin connections for MPC7410\_ALT.

**Table 3-78: CPU to Mictor connections for Mictor A pins for MPC7410\_ALT**

AMP Mictor number	Logic analyzer channel name	TMS546 MPC7410_ALT signal name	Required/Not required (for 60X or MPX)
Mictor A pin 05	Clock 0	TS_	Required for Disassembly (60X, MPX)
Mictor A pin 07	A3:7	A4 A0 (MSB)	Required for Disassembly (60X, MPX)
Mictor A pin 09	A3:6	A5	Required for Disassembly (60X, MPX)
Mictor A pin 11	A3:5	A6	Required for Disassembly (60X, MPX)
Mictor A pin 13	A3:4	A7	Required for Disassembly (60X, MPX)
Mictor A pin 15	A3:3	A8	Required for Disassembly (60X, MPX)

**Table 3- 78: CPU to Mictor connections for Mictor A pins for MPC7410\_ALT (cont.)**

<b>AMP Mictor number</b>	<b>Logic analyzer channel name</b>	<b>TMS546 MPC7410_ALT signal name</b>	<b>Required/Not required (for 60X or MPX)</b>
Mictor A pin 17	A3:2	A9	Required for Disassembly (60X, MPX)
Mictor A pin 19	A3:1	A10	Required for Disassembly (60X, MPX)
Mictor A pin 21	A3:0	A11	Required for Disassembly (60X, MPX)
Mictor A pin 23	A2:7	A12	Required for Disassembly (60X, MPX)
Mictor A pin 25	A2:6	A13	Required for Disassembly (60X, MPX)
Mictor A pin 27	A2:5	A14	Required for Disassembly (60X, MPX)
Mictor A pin 29	A2:4	A15	Required for Disassembly (60X, MPX)
Mictor A pin 31	A2:3	A16	Required for Disassembly (60X, MPX)
Mictor A pin 33	A2:2	A17	Required for Disassembly (60X, MPX)
Mictor A pin 35	A2:1	A18	Required for Disassembly (60X, MPX)
Mictor A pin 37	A2:0	A19	Required for Disassembly (60X, MPX)
Mictor A pin 38	A0:0	A35    A31 (LSB)	Required for Disassembly (60X, MPX)
Mictor A pin 36	A0:1	A34	Required for Disassembly (60X, MPX)
Mictor A pin 34	A0:2	A33	Required for Disassembly (60X, MPX)
Mictor A pin 32	A0:3	A32	Required for Disassembly (60X, MPX)
Mictor A pin 30	A0:4	A31	Required for Disassembly (60X, MPX)
Mictor A pin 28	A0:5	A30	Required for Disassembly (60X, MPX)
Mictor A pin 26	A0:6	A29	Required for Disassembly (60X, MPX)
Mictor A pin 24	A0:7	A28	Required for Disassembly (60X, MPX)
Mictor A pin 22	A1:0	A27	Required for Disassembly (60X, MPX)
Mictor A pin 20	A1:1	A26	Required for Disassembly (60X, MPX)
Mictor A pin 18	A1:2	A25	Required for Disassembly (60X, MPX)
Mictor A pin 16	A1:3	A24	Required for Disassembly (60X, MPX)
Mictor A pin 14	A1:4	A23	Required for Disassembly (60X, MPX)
Mictor A pin 12	A1:5	A22	Required for Disassembly (60X, MPX)
Mictor A pin 10	A1:6	A21	Required for Disassembly (60X, MPX)
Mictor A pin 08	A1:7	A20	Required for Disassembly (60X, MPX)
Mictor A pin 06	Clock 1	SYSCLK*	Required for Disassembly (60X, MPX)

\* **Reference clock**

**Table 3-79: CPU to Mictor connections for Mictor C pins for MPC7410\_ALT**

<b>AMP Mictor number</b>	<b>Logic analyzer channel name</b>	<b>TMS546 MPC7410_ALT signal name</b>	<b>Required/Not required (for 60X or MPX)</b>
Mictor C pin 05	Clock 3	AACK_	Required for Disassembly (60X, MPX)
Mictor C pin 07	C3:7	P1_HIT_	Required for Disassembly (MPX)
Mictor C pin 09	C3:6	P0_BG_	Required for Disassembly (60X, MPX)
Mictor C pin 11	C3:5	P0_DBG_	Required for Disassembly (60X, MPX)
Mictor C pin 13	C3:4	P0_HIT_	Required for Disassembly (MPX)
Mictor C pin 15	C3:3	P0_DRDY_	Required for Disassembly (MPX)
Mictor C pin 17	C3:2	P0_DTI0_	Required for Disassembly (MPX)
Mictor C pin 19	C3:1	P0_DTI1_	Required for Disassembly (MPX)
Mictor C pin 21	C3:0	P0_DTI2_	Required for Disassembly (MPX)
Mictor C pin 23	C2:7	P0_DTI3_	Required for Disassembly (MPX)
Mictor C pin 25	C2:6	P1_DBG_	Required for Disassembly (60X, MPX)
Mictor C pin 27	C2:5	ODT0 sys*	Required for Disassembly (MPX)
Mictor C pin 29	C2:4	ODT1 sys	Required for Disassembly (MPX)
Mictor C pin 31	C2:3	ODT2 sys	Required for Disassembly (MPX)
Mictor C pin 33	C2:2	ODT3 sys	Required for Disassembly (MPX)
Mictor C pin 35	C2:1	P1_DRDY_	Required for Disassembly (MPX)
Mictor C pin 37	C2:0	ARTRY	Required for Disassembly (60X, MPX)
Mictor C pin 38	C0:0	P1_DTI3_	Required for Disassembly (MPX)
Mictor C pin 36	C0:1	P1_DTI2_	Required for Disassembly (MPX)
Mictor C pin 34	C0:2	P1_DTI1_	Required for Disassembly (MPX)
Mictor C pin 32	C0:3	P1_DTI0_	Required for Disassembly (MPX)
Mictor C pin 30	C0:4	WT_	Required for Disassembly (60X, MPX)
Mictor C pin 28	C0:5	TBST	Required for Disassembly (60X, MPX)
Mictor C pin 26	C0:6	TT4	Required for Disassembly (60X, MPX)
Mictor C pin 24	C0:7	TT3	Required for Disassembly (60X, MPX)
Mictor C pin 22	C1:0	TT2	Required for Disassembly (60X, MPX)
Mictor C pin 20	C1:1	TT1	Required for Disassembly (60X, MPX)
Mictor C pin 18	C1:2	TT0	Required for Disassembly (60X, MPX)
Mictor C pin 16	C1:3	P1_BG_	Required for Disassembly (60X, MPX)
Mictor C pin 14	C1:4	TSIZ2	Required for Disassembly (60X, MPX)
Mictor C pin 12	C1:5	TSIZ1	Required for Disassembly (60X, MPX)

**Table 3-79: CPU to Mictor connections for Mictor C pins for MPC7410\_ALT (cont.)**

AMP Mictor number	Logic analyzer channel name	TMS546 MPC7410_ALT signal name	Required/Not required (for 60X or MPX)
Mictor C pin 10	C1:6	TSIZ0	Required for Disassembly (60X, MPX)
Mictor C pin 08	C1:7	TEA_	Required for Disassembly (60X, MPX)
Mictor C pin 06	Qual1	TA_	Required for Disassembly (60X, MPX)

\* The ODT signals are from system arbiter

**Table 3-80: CPU to Mictor connections for Mictor D pins for MPC7410\_ALT**

AMP Mictor number	Logic analyzer channel name	TMS546 MPC7410_ALT signal name	Required/Not required (for 60X or MPX)
Mictor D pin 05	Qual 0	P0_BR_	Required for Disassembly (60X, MPX), Optional
Mictor D pin 07	D3:7	D0 DH0 (MSB)	Required for Disassembly (60X, MPX)
Mictor D pin 09	D3:6	D1	Required for Disassembly (60X, MPX)
Mictor D pin 11	D3:5	D2	Required for Disassembly (60X, MPX)
Mictor D pin 13	D3:4	D3	Required for Disassembly (60X, MPX)
Mictor D pin 15	D3:3	D4	Required for Disassembly (60X, MPX)
Mictor D pin 17	D3:2	D5	Required for Disassembly (60X, MPX)
Mictor D pin 19	D3:1	D6	Required for Disassembly (60X, MPX)
Mictor D pin 21	D3:0	D7	Required for Disassembly (60X, MPX)
Mictor D pin 23	D2:7	D8	Required for Disassembly (60X, MPX)
Mictor D pin 25	D2:6	D9	Required for Disassembly (60X, MPX)
Mictor D pin 27	D2:5	D10	Required for Disassembly (60X, MPX)
Mictor D pin 29	D2:4	D11	Required for Disassembly (60X, MPX)
Mictor D pin 31	D2:3	D12	Required for Disassembly (60X, MPX)
Mictor D pin 33	D2:2	D13	Required for Disassembly (60X, MPX)
Mictor D pin 35	D2:1	D14	Required for Disassembly (60X, MPX)
Mictor D pin 37	D2:0	D15	Required for Disassembly (60X, MPX)
Mictor D pin 38	D0:0	D31 DH31	Required for Disassembly (60X, MPX)
Mictor D pin 36	D0:1	D30	Required for Disassembly (60X, MPX)
Mictor D pin 34	D0:2	D29	Required for Disassembly (60X, MPX)

**Table 3-80: CPU to Mictor connections for Mictor D pins for MPC7410\_ALT (cont.)**

AMP Mictor number	Logic analyzer channel name	TMS546 MPC7410_ALT signal name	Required/Not required (for 60X or MPX)
Mictor D pin 32	D0:3	D28	Required for Disassembly (60X, MPX)
Mictor D pin 30	D0:4	D27	Required for Disassembly (60X, MPX)
Mictor D pin 28	D0:5	D26	Required for Disassembly (60X, MPX)
Mictor D pin 26	D0:6	D25	Required for Disassembly (60X, MPX)
Mictor D pin 24	D0:7	D24	Required for Disassembly (60X, MPX)
Mictor D pin 22	D1:0	D23	Required for Disassembly (60X, MPX)
Mictor D pin 20	D1:1	D22	Required for Disassembly (60X, MPX)
Mictor D pin 18	D1:2	D21	Required for Disassembly (60X, MPX)
Mictor D pin 16	D1:3	D20	Required for Disassembly (60X, MPX)
Mictor D pin 14	D1:4	D19	Required for Disassembly (60X, MPX)
Mictor D pin 12	D1:5	D18	Required for Disassembly (60X, MPX)
Mictor D pin 10	D1:6	D17	Required for Disassembly (60X, MPX)
Mictor D pin 08	D1:7	D16	Required for Disassembly (60X, MPX)
Mictor D pin 06	Clock 2	P1_BR_	Required for Disassembly (60X, MPX), Optional

**Table 3-81: CPU to Mictor connections for Mictor E pins for MPC7410\_ALT**

AMP Mictor number	Logic analyzer channel name	TMS546 MPC7410_ALT signal name	Required/Not required (for 60X or MPX)
Mictor E pin 05	Qual 3	NC	No Connection
Mictor E pin 07	E3:7	D32 DL0	Required for Disassembly (60X, MPX)
Mictor E pin 09	E3:6	D33	Required for Disassembly (60X, MPX)
Mictor E pin 11	E3:5	D34	Required for Disassembly (60X, MPX)
Mictor E pin 13	E3:4	D35	Required for Disassembly (60X, MPX)
Mictor E pin 15	E3:3	D36	Required for Disassembly (60X, MPX)
Mictor E pin 17	E3:2	D37	Required for Disassembly (60X, MPX)
Mictor E pin 19	E3:1	D38	Required for Disassembly (60X, MPX)
Mictor E pin 21	E3:0	D39	Required for Disassembly (60X, MPX)
Mictor E pin 23	E2:7	D40	Required for Disassembly (60X, MPX)
Mictor E pin 25	E2:6	D41	Required for Disassembly (60X, MPX)

**Table 3-81: CPU to Mictor connections for Mictor E pins for MPC7410\_ALT (cont.)**

<b>AMP Mictor number</b>	<b>Logic analyzer channel name</b>	<b>TMS546 MPC7410_ALT signal name</b>	<b>Required/Not required (for 60X or MPX)</b>
Mictor E pin 27	E2:5	D42	Required for Disassembly (60X, MPX)
Mictor E pin 29	E2:4	D43	Required for Disassembly (60X, MPX)
Mictor E pin 31	E2:3	D44	Required for Disassembly (60X, MPX)
Mictor E pin 33	E2:2	D45	Required for Disassembly (60X, MPX)
Mictor E pin 35	E2:1	D46	Required for Disassembly (60X, MPX)
Mictor E pin 37	E2:0	D47	Required for Disassembly (60X, MPX)
Mictor E pin 38	E0:0	D63 DL31 (LSB)	Required for Disassembly (60X, MPX)
Mictor E pin 36	E0:1	D62	Required for Disassembly (60X, MPX)
Mictor E pin 34	E0:2	D61	Required for Disassembly (60X, MPX)
Mictor E pin 32	E0:3	D60	Required for Disassembly (60X, MPX)
Mictor E pin 30	E0:4	D59	Required for Disassembly (60X, MPX)
Mictor E pin 28	E0:5	D58	Required for Disassembly (60X, MPX)
Mictor E pin 26	E0:6	D57	Required for Disassembly (60X, MPX)
Mictor E pin 24	E0:7	D56	Required for Disassembly (60X, MPX)
Mictor E pin 22	E1:0	D55	Required for Disassembly (60X, MPX)
Mictor E pin 20	E1:1	D54	Required for Disassembly (60X, MPX)
Mictor E pin 18	E1:2	D53	Required for Disassembly (60X, MPX)
Mictor E pin 16	E1:3	D52	Required for Disassembly (60X, MPX)
Mictor E pin 14	E1:4	D51	Required for Disassembly (60X, MPX)
Mictor E pin 12	E1:5	D50	Required for Disassembly (60X, MPX)
Mictor E pin 10	E1:6	D49	Required for Disassembly (60X, MPX)
Mictor E pin 08	E1:7	D48	Required for Disassembly (60X, MPX)
Mictor E pin 06	Qual 2	NC	No Connection

## Connections for MPC7410\_QD Support

Tables 3-82 through 3-86 show the mictor pin connections for MPC7410\_QD.

**Table 3-82: CPU to Mictor connections for Master Module Mictor A pins for MPC7410\_QD**

AMP Mictor number	Logic analyzer channel name	TMS546 MPC7410_QD signal name	Required/Not required (for 60X or MPX)
Mictor A pin 05	\$0_Clock 0	TS_	Required for Disassembly (60X, MPX)
Mictor A pin 07	\$0_A3:7	A4 A0 (MSB)	Required for Disassembly (60X, MPX)
Mictor A pin 09	\$0_A3:6	A5	Required for Disassembly (60X, MPX)
Mictor A pin 11	\$0_A3:5	A6	Required for Disassembly (60X, MPX)
Mictor A pin 13	\$0_A3:4	A7	Required for Disassembly (60X, MPX)
Mictor A pin 15	\$0_A3:3	A8	Required for Disassembly (60X, MPX)
Mictor A pin 17	\$0_A3:2	A9	Required for Disassembly (60X, MPX)
Mictor A pin 19	\$0_A3:1	A10	Required for Disassembly (60X, MPX)
Mictor A pin 21	\$0_A3:0	A11	Required for Disassembly (60X, MPX)
Mictor A pin 23	\$0_A2:7	A12	Required for Disassembly (60X, MPX)
Mictor A pin 25	\$0_A2:6	A13	Required for Disassembly (60X, MPX)
Mictor A pin 27	\$0_A2:5	A14	Required for Disassembly (60X, MPX)
Mictor A pin 29	\$0_A2:4	A15	Required for Disassembly (60X, MPX)
Mictor A pin 31	\$0_A2:3	A16	Required for Disassembly (60X, MPX)
Mictor A pin 33	\$0_A2:2	A17	Required for Disassembly (60X, MPX)
Mictor A pin 35	\$0_A2:1	A18	Required for Disassembly (60X, MPX)
Mictor A pin 37	\$0_A2:0	A19	Required for Disassembly (60X, MPX)
Mictor A pin 38	\$0_A0:0	A35 A31 (LSB)	Required for Disassembly (60X, MPX)
Mictor A pin 36	\$0_A0:1	A34	Required for Disassembly (60X, MPX)
Mictor A pin 34	\$0_A0:2	A33	Required for Disassembly (60X, MPX)
Mictor A pin 32	\$0_A0:3	A32	Required for Disassembly (60X, MPX)
Mictor A pin 30	\$0_A0:4	A31	Required for Disassembly (60X, MPX)
Mictor A pin 28	\$0_A0:5	A30	Required for Disassembly (60X, MPX)
Mictor A pin 26	\$0_A0:6	A29	Required for Disassembly (60X, MPX)
Mictor A pin 24	\$0_A0:7	A28	Required for Disassembly (60X, MPX)
Mictor A pin 22	\$0_A1:0	A27	Required for Disassembly (60X, MPX)
Mictor A pin 20	\$0_A1:1	A26	Required for Disassembly (60X, MPX)

**Table 3-82: CPU to Mictor connections for Master Module Mictor A pins for MPC7410\_QD (cont.)**

AMP Mictor number	Logic analyzer channel name	TMS546 MPC7410_QD signal name	Required/Not required (for 60X or MPX)
Mictor A pin 18	\$0_A1:2	A25	Required for Disassembly (60X, MPX)
Mictor A pin 16	\$0_A1:3	A24	Required for Disassembly (60X, MPX)
Mictor A pin 14	\$0_A1:4	A23	Required for Disassembly (60X, MPX)
Mictor A pin 12	\$0_A1:5	A22	Required for Disassembly (60X, MPX)
Mictor A pin 10	\$0_A1:6	A21	Required for Disassembly (60X, MPX)
Mictor A pin 08	\$0_A1:7	A20	Required for Disassembly (60X, MPX)
Mictor A pin 06	\$0_Clock 1	SYSClk*	Required for Disassembly (60X, MPX)

\* Reference clock

**Table 3-83: CPU to Mictor connections for Master Module Mictor C pins for MPC7410\_QD**

AMP Mictor number	Logic analyzer channel name	TMS546 MPC7410_QD signal name	Required/Not required (for 60X or MPX)
Mictor C pin 05	\$0_Clock 3	AACK_	Required for Disassembly (60X, MPX)
Mictor C pin 07	\$0_C3:7	P1_HIT_	Required for Disassembly (MPX)
Mictor C pin 09	\$0_C3:6	P0_BG_	Required for Disassembly (60X, MPX)
Mictor C pin 11	\$0_C3:5	P0_DBG_	Required for Disassembly (60X, MPX)
Mictor C pin 13	\$0_C3:4	P0_HIT_	Required for Disassembly (MPX)
Mictor C pin 15	\$0_C3:3	P0_DRDY_	Required for Disassembly (MPX)
Mictor C pin 17	\$0_C3:2	P0_DTI0_	Required for Disassembly (MPX)
Mictor C pin 19	\$0_C3:1	P0_DTI1_	Required for Disassembly (MPX)
Mictor C pin 21	\$0_C3:0	P0_DTI2_	Required for Disassembly (MPX)
Mictor C pin 23	\$0_C2:7	P0_DTI3_	Required for Disassembly (MPX)
Mictor C pin 25	\$0_C2:6	P1_DBG_	Required for Disassembly (60X, MPX)
Mictor C pin 27	\$0_C2:5	ODT0 sys	Required for Disassembly (MPX)
Mictor C pin 29	\$0_C2:4	ODT1 sys	Required for Disassembly (MPX)
Mictor C pin 31	\$0_C2:3	ODT2 sys	Required for Disassembly (MPX)
Mictor C pin 33	\$0_C2:2	ODT3 sys	Required for Disassembly (MPX)
Mictor C pin 35	\$0_C2:1	P1_DRDY_	Required for Disassembly (MPX)



**Table 3-83: CPU to Mictor connections for Master Module Mictor C pins for MPC7410\_QD (cont.)**

AMP Mictor number	Logic analyzer channel name	TMS546 MPC7410_QD signal name	Required/Not required (for 60X or MPX)
Mictor C pin 37	\$0_C2:0	ARTRY	Required for Disassembly (60X, MPX)
Mictor C pin 38	\$0_C0:0	P1_DTI3_	Required for Disassembly (MPX)
Mictor C pin 36	\$0_C0:1	P1_DTI2_	Required for Disassembly (MPX)
Mictor C pin 34	\$0_C0:2	P1_DTI1_	Required for Disassembly (MPX)
Mictor C pin 32	\$0_C0:3	P1_DTI0_	Required for Disassembly (MPX)
Mictor C pin 30	\$0_C0:4	WT_	Required for Disassembly (60X, MPX)
Mictor C pin 28	\$0_C0:5	TBST	Required for Disassembly (60X, MPX)
Mictor C pin 26	\$0_C0:6	TT4	Required for Disassembly (60X, MPX)
Mictor C pin 24	\$0_C0:7	TT3	Required for Disassembly (60X, MPX)
Mictor C pin 22	\$0_C1:0	TT2	Required for Disassembly (60X, MPX)
Mictor C pin 20	\$0_C1:1	TT1	Required for Disassembly (60X, MPX)
Mictor C pin 18	\$0_C1:2	TT0	Required for Disassembly (60X, MPX)
Mictor C pin 16	\$0_C1:3	P1_BG_	Required for Disassembly (60X, MPX)
Mictor C pin 14	\$0_C1:4	TSIZ2	Required for Disassembly (60X, MPX)
Mictor C pin 12	\$0_C1:5	TSIZ1	Required for Disassembly (60X, MPX)
Mictor C pin 10	\$0_C1:6	TSIZ0	Required for Disassembly (60X, MPX)
Mictor C pin 08	\$0_C1:7	TEA	Required for Disassembly (60X, MPX)
Mictor C pin 06	\$0_Qual1	TA	Required for Disassembly (60X, MPX)

**Table 3-84: CPU to Mictor connections for Master Module Mictor D pins for MPC7410\_QD**

AMP Mictor number	Logic analyzer channel name	TMS546 MPC7410_QD signal name	Required/Not required (for 60X or MPX)
Mictor D pin 05	\$0_Qual 0	P0_BR_	Required for Disassembly (60X, MPX), Optional
Mictor D pin 07	\$0_D3:7	D0 DH0 (MSB)	Required for Disassembly (60X, MPX)
Mictor D pin 09	\$0_D3:6	D1	Required for Disassembly (60X, MPX)
Mictor D pin 11	\$0_D3:5	D2	Required for Disassembly (60X, MPX)
Mictor D pin 13	\$0_D3:4	D3	Required for Disassembly (60X, MPX)

**Table 3-84: CPU to Mictor connections for Master Module Mictor D pins for MPC7410\_QD (cont.)**

AMP Mictor number	Logic analyzer channel name	TMS546 MPC7410_QD signal name	Required/Not required (for 60X or MPX)
Mictor D pin 15	\$0_D3:3	D4	Required for Disassembly (60X, MPX)
Mictor D pin 17	\$0_D3:2	D5	Required for Disassembly (60X, MPX)
Mictor D pin 19	\$0_D3:1	D6	Required for Disassembly (60X, MPX)
Mictor D pin 21	\$0_D3:0	D7	Required for Disassembly (60X, MPX)
Mictor D pin 23	\$0_D2:7	D8	Required for Disassembly (60X, MPX)
Mictor D pin 25	\$0_D2:6	D9	Required for Disassembly (60X, MPX)
Mictor D pin 27	\$0_D2:5	D10	Required for Disassembly (60X, MPX)
Mictor D pin 29	\$0_D2:4	D11	Required for Disassembly (60X, MPX)
Mictor D pin 31	\$0_D2:3	D12	Required for Disassembly (60X, MPX)
Mictor D pin 33	\$0_D2:2	D13	Required for Disassembly (60X, MPX)
Mictor D pin 35	\$0_D2:1	D14	Required for Disassembly (60X, MPX)
Mictor D pin 37	\$0_D2:0	D15	Required for Disassembly (60X, MPX)
Mictor D pin 38	\$0_D0:0	D31 DH31	Required for Disassembly (60X, MPX)
Mictor D pin 36	\$0_D0:1	D30	Required for Disassembly (60X, MPX)
Mictor D pin 34	\$0_D0:2	D29	Required for Disassembly (60X, MPX)
Mictor D pin 32	\$0_D0:3	D28	Required for Disassembly (60X, MPX)
Mictor D pin 30	\$0_D0:4	D27	Required for Disassembly (60X, MPX)
Mictor D pin 28	\$0_D0:5	D26	Required for Disassembly (60X, MPX)
Mictor D pin 26	\$0_D0:6	D25	Required for Disassembly (60X, MPX)
Mictor D pin 24	\$0_D0:7	D24	Required for Disassembly (60X, MPX)
Mictor D pin 22	\$0_D1:0	D23	Required for Disassembly (60X, MPX)
Mictor D pin 20	\$0_D1:1	D22	Required for Disassembly (60X, MPX)
Mictor D pin 18	\$0_D1:2	D21	Required for Disassembly (60X, MPX)
Mictor D pin 16	\$0_D1:3	D20	Required for Disassembly (60X, MPX)
Mictor D pin 14	\$0_D1:4	D19	Required for Disassembly (60X, MPX)
Mictor D pin 12	\$0_D1:5	D18	Required for Disassembly (60X, MPX)
Mictor D pin 10	\$0_D1:6	D17	Required for Disassembly (60X, MPX)
Mictor D pin 08	\$0_D1:7	D16	Required for Disassembly (60X, MPX)
Mictor D pin 06	\$0_Clock 2	P1_BR_	Required for Disassembly (60X, MPX), Optional

**Table 3-85: CPU to Mictor connections for Slave Module Mictor D pins for MPC7410\_QD**

AMP Mictor number	Logic analyzer channel name	TMS546 MPC7410_QD signal name	Required/Not required (for 60X or MPX)
Mictor D pin 05	\$1_Qual 3	NC	No Connection
Mictor D pin 07	\$1_D3:7	D32 DL0	Required for Disassembly (60X, MPX)
Mictor D pin 09	\$1_D3:6	D33	Required for Disassembly (60X, MPX)
Mictor D pin 11	\$1_D3:5	D34	Required for Disassembly (60X, MPX)
Mictor D pin 13	\$1_D3:4	D35	Required for Disassembly (60X, MPX)
Mictor D pin 15	\$1_D3:3	D36	Required for Disassembly (60X, MPX)
Mictor D pin 17	\$1_D3:2	D37	Required for Disassembly (60X, MPX)
Mictor D pin 19	\$1_D3:1	D38	Required for Disassembly (60X, MPX)
Mictor D pin 21	\$1_D3:0	D39	Required for Disassembly (60X, MPX)
Mictor D pin 23	\$1_D2:7	D40	Required for Disassembly (60X, MPX)
Mictor D pin 25	\$1_D2:6	D41	Required for Disassembly (60X, MPX)
Mictor D pin 27	\$1_D2:5	D42	Required for Disassembly (60X, MPX)
Mictor D pin 29	\$1_D2:4	D43	Required for Disassembly (60X, MPX)
Mictor D pin 31	\$1_D2:3	D44	Required for Disassembly (60X, MPX)
Mictor D pin 33	\$1_D2:2	D45	Required for Disassembly (60X, MPX)
Mictor D pin 35	\$1_D2:1	D46	Required for Disassembly (60X, MPX)
Mictor D pin 37	\$1_D2:0	D47	Required for Disassembly (60X, MPX)
Mictor D pin 38	\$1_D0:0	D63 DL31 (LSB)	Required for Disassembly (60X, MPX)
Mictor D pin 36	\$1_D0:1	D62	Required for Disassembly (60X, MPX)
Mictor D pin 34	\$1_D0:2	D61	Required for Disassembly (60X, MPX)
Mictor D pin 32	\$1_D0:3	D60	Required for Disassembly (60X, MPX)
Mictor D pin 30	\$1_D0:4	D59	Required for Disassembly (60X, MPX)
Mictor D pin 28	\$1_D0:5	D58	Required for Disassembly (60X, MPX)
Mictor D pin 26	\$1_D0:6	D57	Required for Disassembly (60X, MPX)
Mictor D pin 24	\$1_D0:7	D56	Required for Disassembly (60X, MPX)
Mictor D pin 22	\$1_D1:0	D55	Required for Disassembly (60X, MPX)
Mictor D pin 20	\$1_D1:1	D54	Required for Disassembly (60X, MPX)
Mictor D pin 18	\$1_D1:2	D53	Required for Disassembly (60X, MPX)
Mictor D pin 16	\$1_D1:3	D52	Required for Disassembly (60X, MPX)
Mictor D pin 14	\$1_D1:4	D51	Required for Disassembly (60X, MPX)

**Table 3-85: CPU to Mictor connections for Slave Module Mictor D pins for MPC7410\_QD (cont.)**

AMP Mictor number	Logic analyzer channel name	TMS546 MPC7410_QD signal name	Required/Not required (for 60X or MPX)
Mictor D pin 12	\$1_D1:5	D50	Required for Disassembly (60X, MPX)
Mictor D pin 10	\$1_D1:6	D49	Required for Disassembly (60X, MPX)
Mictor D pin 08	\$1_D1:7	D48	Required for Disassembly (60X, MPX)
Mictor D pin 06	\$1_Qual 2	NC	No Connection

**Table 3-86: CPU to Mictor connections for Slave Module Mictor C pins for MPC7410\_QD**

AMP Mictor number	Logic analyzer channel name	TMS546 MPC7410_QD signal name	Required/Not required (for 60X or MPX)
Mictor C pin 05	\$1_Clock 3		
Mictor C pin 07	\$1_C3:7	P2_DRDY_	Required for Disassembly (MPX)
Mictor C pin 09	\$1_C3:6	P2_DTI0/DBWO_	Required for Disassembly (MPX)
Mictor C pin 11	\$1_C3:5	P2_DTI1	Required for Disassembly (MPX)
Mictor C pin 13	\$1_C3:4	P2_DTI2	Required for Disassembly (MPX)
Mictor C pin 15	\$1_C3:3	P2_DTI3	Required for Disassembly (MPX)
Mictor C pin 17	\$1_C3:2	NC	No Signal
Mictor C pin 19	\$1_C3:1	NC	No Signal
Mictor C pin 21	\$1_C3:0	NC	No Signal
Mictor C pin 23	\$1_C2:7	NC	No Signal
Mictor C pin 25	\$1_C2:6	NC	No Signal
Mictor C pin 27	\$1_C2:5	NC	No Signal
Mictor C pin 29	\$1_C2:4	NC	No Signal
Mictor C pin 31	\$1_C2:3	NC	No Signal
Mictor C pin 33	\$1_C2:2	NC	No Signal
Mictor C pin 35	\$1_C2:1	NC	No Signal
Mictor C pin 37	\$1_C2:0	NC	No Signal
Mictor C pin 38	\$1_C0:0	NC	No Signal
Mictor C pin 36	\$1_C0:1	NC	No Signal
Mictor C pin 34	\$1_C0:2	NC	No Signal

**Table 3-86: CPU to Mictor connections for Slave Module Mictor C pins for MPC7410\_QD (cont.)**

AMP Mictor number	Logic analyzer channel name	TMS546 MPC7410_QD signal name	Required/Not required (for 60X or MPX)
Mictor C pin 32	\$1_C0:3	P3_BR_	Required for Disassembly (MPX)
Mictor C pin 30	\$1_C0:4	P3_BG_	Required for Disassembly (60X, MPX)
Mictor C pin 28	\$1_C0:5	P3_DBG_	Required for Disassembly (60X, MPX)
Mictor C pin 26	\$1_C0:6	P3_HIT_	Required for Disassembly (60X, MPX)
Mictor C pin 24	\$1_C0:7	P3_DRDY_	Required for Disassembly (MPX)
Mictor C pin 22	\$1_C1:0	P3_DT10/DBWO_	Required for Disassembly (MPX)
Mictor C pin 20	\$1_C1:1	P3_DT11	Required for Disassembly (MPX)
Mictor C pin 18	\$1_C1:2	P3_DT12	Required for Disassembly (MPX)
Mictor C pin 16	\$1_C1:3	P3_DT13	Required for Disassembly (MPX)
Mictor C pin 14	\$1_C1:4	P3_DT14	Required for Disassembly (MPX)
Mictor C pin 12	\$1_C1:5	P2_BR_	Required for Disassembly (60X, MPX)
Mictor C pin 10	\$1_C1:6	P2_BG_	Required for Disassembly (60X, MPX)
Mictor C pin 08	\$1_C1:7	P2_DBG_	Required for Disassembly (60X, MPX)
Mictor C pin 06	\$1_Qual 1	P3_HIT_	Required for Disassembly (MPX)





# Specifications





# Specifications

This section contains the specifications for the support.

## Specification Tables

Table 4-1 lists the electrical requirements that the target system must produce for the support to acquire correct data.

**Table 4-1: Electrical specifications**

Characteristics	Requirements
Target system clock rate	
TMS546 specified clock rate (SYSCLK)	Maximum 166 MHz
TMS546 tested clock rate (SYSCLK)	Maximum 100 MHz
Minimum setup time required	
Logic analyzer	2.5 ns
Minimum hold time required	
Logic analyzer	0 ns

## I/O Voltage Level Difference for MPC7XX processors and MPC74XX processors

The Bus Voltage Select (BVSEL Pin) of PowerPC processor connection provides several I/O voltages to support both, compatibility with the existing system and migration to a future system. Following section describes the processor interface I/O voltages for various processors.

MPC7XX processors I/O voltage levels are set at 3.3 V and are not configurable.

MPC74XX processors I/O voltage levels selection shown in the following table:

**Table 4-2: I/O voltage level for MPC74XX processors**

Processor pin	BVSEL connected to	MPC7400	MPC7410	MPC7450
BVSEL	HRESET	2.5 V I/O	2.5 V I/O	2.5 V I/O
	GND	1.8 V I/O	1.8 V I/O	1.8 V I/O
	OVDD	3.3 V I/O	3.3 V I/O	3.3 V I/O
	^HRESET_	3.3 V I/O	Not supported	Not supported

You must select proper threshold voltage in Logic Analyzer Setup option, depending on BVSEL connection. The default threshold voltage id is set to TTL level. If you set I/O voltage as 1.8 V, the threshold voltage must be set to 1 V.



# **Replaceable Parts List**



# Replaceable Parts List

This section contains a list of the replaceable components and modules for the TMS546 MPC7410 support. Use this list to identify and order replacement parts.

## Parts Ordering Information

Replacement parts are available through your local Tektronix field office or representative.

Changes to Tektronix products are sometimes made to accommodate improved components as they become available and to give you the benefit of the latest improvements. Therefore, when ordering parts, it is important to include the following information in your order:

- Part number
- Instrument type or model number
- Instrument serial number
- Instrument modification number, if applicable

If you order a part that has been replaced with a different or improved part, your local Tektronix field office or representative will contact you concerning any change in part number.

## Using the Replaceable Parts List

The tabular information in the Replaceable Parts List is arranged for quick retrieval. Understanding the structure and features of the list will help you find all of the information you need for ordering replacement parts. The following table describes the content of each column in the parts list.

**Parts list column descriptions**

Column	Column name	Description
1	Figure & index number	Items in this section are referenced by figure and index numbers to the exploded view illustrations that follow.
2	Tektronix part number	Use this part number when ordering replacement parts from Tektronix.
3 and 4	Serial number	Column three indicates the serial number at which the part was first effective. Column four indicates the serial number at which the part was discontinued. No entry indicates the part is good for all serial numbers.
5	Qty	This indicates the quantity of parts used.
6	Name & description	An item name is separated from the description by a colon (:). Because of space limitations, an item name may sometimes appear as incomplete. Use the U.S. Federal Catalog handbook H6-1 for further item name identification.
7	Mfr. code	This indicates the code of the actual manufacturer of the part.
8	Mfr. part number	This indicates the actual manufacturer's or vendor's part number.

**Abbreviations**      Abbreviations conform to American National Standard ANSI Y1.1-1972.

**Chassis Parts**      Chassis-mounted parts and cable assemblies are located at the end of the Replaceable Parts List.

**Mfr. Code to Manufacturer Cross Index**      The table titled Manufacturers Cross Index shows codes, names, and addresses of manufacturers or vendors of components listed in the parts list.

**Manufacturers cross index**

<b>Mfr. code</b>	<b>Manufacturer</b>	<b>Address</b>	<b>City, state, zip code</b>
80009	TEKTRONIX, INC.	P.O. BOX 500	BEAVERTON, OR, 97077-0001

**Replaceable parts list**

<b>Fig. &amp; index number</b>	<b>Tektronix part number</b>	<b>Serial no. effective</b>	<b>Serial no. discont'd</b>	<b>Qty</b>	<b>Name &amp; description</b>	<b>Mfr. code</b>	<b>Mfr. part number</b>
<b>STANDARD ACCESSORIES</b>							
	071-1012-01			1	MANUAL,TECH INSTRUCTION,MPC7410;TMS546	80009	071-1012-01







# Index



# Index

## A

- About this manual set, ix
- acquiring data, 2-9
- Acquisition Setup, 2-2
- Address, Tektronix, x
- Address group, channel assignments, 3-15, 3-21, 3-28, 3-36
- Address offset in hex, 2-25, 2-28, 2-32, 2-36
- Address pipelining, 1-3, 2-17
- Alternate byte ordering, 2-24, 2-27, 2-31, 2-35
- AMP, pin assignment recommended, 3-46
- Application, logic analyzer configuration, 1-2

## B

- Basic operations, where to find information, ix
- Bus cycles
  - Data cycle types, 2-16
  - displayed cycle types, 2-15
  - displayed general cycle types, 2-17
- Bus protocol
  - 60X
    - MPC7410 support, 2-22
    - MPC7410\_ALT support, 2-29
    - MPC7410\_QD support, 2-33
    - MPC7450 support, 2-26
  - MPX
    - MPC7410 support, 2-22
    - MPC7410\_ALT support, 2-29
    - MPC7410\_QD support, 2-33
    - MPC7450 support, 2-26

## C

- Channel assignment tables
  - for MPC7410, 3-15
  - for MPC7410\_ALT, 3-28
  - for MPC7410\_QD, 3-36
  - for MPC7450, 3-21
- Channel assignments
  - Address group, 3-15, 3-21, 3-28, 3-36
  - clocks, 3-45
  - Control group, 3-19, 3-25, 3-32, 3-40
  - DTI group, 3-21, 3-28
  - High\_Data group, 3-16, 3-24, 3-29, 3-37
  - Low\_Data group, 3-17, 3-23, 3-31, 3-38
  - Misc group, 3-20, 3-27, 3-35, 3-44
  - MSB\_Address group, 3-21

- ODT group, 3-34, 3-42
- P0\_Signals group, 3-34, 3-42
- P1\_Signals group, 3-35, 3-43
- P2\_Signals group, 3-43
- P3\_Signals group, 3-44
- T\_Size group, 3-20, 3-27, 3-33, 3-41
- Transfer group, 3-19, 3-26, 3-33, 3-41
- Channel Groups, 1-4
- Channel groups
  - for MPC7410 support, 1-4
  - for MPC7410\_ALT support, 1-4
  - for MPC7410\_QD support, 1-4
  - for MPC7450 support, 1-4
- Channel groups, 2-4
  - visibility, 2-14
- Clock channel assignments, 3-45
- Clock rate, 1-3
  - target system, 4-1
- Clocking, Custom, 2-6
  - how data is acquired, 2-6
- Compatibility, 1-1
- Configuring the logic analyzer, 2-42
- Connecting to a target system, 1-9
- Connections, CPU to Mictor, 3-46
- Contacting Tektronix, x
- Control Flow display format, 2-19
- Control group
  - channel assignments, 3-19, 3-25, 3-32, 3-40
  - symbol table for MPC7410 support, 3-1
  - symbol table for MPC7410\_ALT support, 3-8
  - symbol table for MPC7410\_QD support, 3-11
  - symbol table for MPC7450 support, 3-4
- CPU to Mictor connections, 3-46
  - connections for MPC740/750, 3-46
  - connections for MPC7400, 3-57
  - connections for MPC7410, 3-62
  - connections for MPC7410\_ALT, 3-77
  - connections for MPC7410\_QD, 3-83
  - connections for MPC745/755, 3-52
  - connections for MPC7450, 3-67
  - connections for PPC750CX, 3-72
- Custom clocking, 2-6
  - how data is acquired, 2-6
  - MPC7410 and MPC7450, how data is acquired, 2-7
  - MPC7410\_ALT and MPC7410\_QD, how data is acquired, 2-7
- cycle types, 2-15
  - Data, 2-16
  - general, 2-17

**D**

Data  
  acquiring, 2-9  
  disassembly formats  
    Control Flow, 2-19  
    Hardware, 2-15  
    Software, 2-18  
    Subroutine, 2-20  
Data bus mode, 2-23  
Data cache, 1-4  
Data display, changing, 2-21  
Definitions  
  disassembler, ix  
  information on basic operations, ix  
  logic analyzer, ix  
Demonstration file, 2-39  
Disabling the Data and Instruction cache, 1-4  
Disassemble, 2-33  
Disassemble based on, 2-25, 2-28, 2-32, 2-36  
Disassembled data  
  cycle type definitions, 2-15  
  Data cycle types, 2-16  
  general cycle type definitions, 2-17  
  viewing, 2-14  
  viewing an example, 2-39  
Disassembler, definition, ix  
Disassembler  
  logic analyzer configuration, 1-2  
  setup, 2-1  
Disassembly Format Definition overlay, 2-22, 2-26, 2-29, 2-33  
Disassembly property page, 2-22, 2-29, 2-33  
Display formats  
  Control Flow, 2-19  
  Hardware, 2-15  
  Software, 2-18  
  special characters, 2-14  
  Subroutine, 2-20  
DTI configuration, 2-31, 2-35  
DTI group, channel assignments, 3-21, 3-28

**E**

Electrical specifications, 4-1  
  clock rate, 4-1  
Error messages for ITR support, 2-45  
Exception Byte Ordering, 2-24, 2-27, 2-31, 2-35  
Exception labels, 2-38  
Exception prefix, 2-24, 2-27, 2-32, 2-36  
Extended Addressing Mode, 1-8

**F**

Functionality not supported, 1-8

**G**

Generating an S-record file, 2-41

**H**

Hardware display format, 2-15  
  cycle type definitions, 2-15  
  Data cycle types, 2-16  
  general cycle type definitions, 2-17  
HID0[IFTT] Bit Setting for MPC7410 support, 1-4  
High\_Data group, channel assignments, 3-16, 3-24, 3-29, 3-37  
Hold time, minimum, 4-1

**I**

I/O Voltage level difference, 4-1  
Idle cycles, 2-29, 2-33  
Image file path, 2-25, 2-28, 2-32, 2-36  
Image reader, 2-40  
Installing support software, 2-1  
Instruction Cache, 1-4  
Internal Trace Reconstruction (ITR), 2-39  
ITR, 2-39

**L**

L2 Cache, 1-8  
Logic analyzer, definition, ix  
Logic analyzer  
  configuration for disassembler, 1-2  
  configuration for the application, 1-2  
  with a TLA 700 series, 1-2  
  software compatibility, 1-2  
Logic analyzer channels not connected, 3-44  
  MPC7410\_ALT Support, 3-45  
  MPC7410\_QD Support, 3-45  
Low\_Data group, channel assignments, 3-17, 3-23, 3-31, 3-38

**M**

Manual  
  conventions, ix

- how to use the set, ix
- Mark Cycle function, 2-37
- Mark Opcode function, 2-37
- Marking cycles, definition of, 2-37
- Maximum instructions, 2-25, 2-28, 2-33, 2-37
- Memory image (S-record), 2-40
- Memory Image Mode, 1-5
- Memory image status, 2-25, 2-28, 2-32, 2-36
- Micro Specific Fields, 2-22, 2-26, 2-29, 2-33
  - Address offset in hex, 2-25, 2-28, 2-32, 2-36
  - Alternate byte ordering, 2-24, 2-27, 2-31, 2-35
  - Bus protocol, 2-22, 2-26, 2-29, 2-33
  - Data bus mode, 2-23
  - Disassemble, 2-33
  - Disassemble based on , 2-25, 2-28, 2-32, 2-36
  - DTI configuration, 2-31, 2-35
  - Exception Byte Ordering, 2-24, 2-27, 2-31, 2-35
  - Exception prefix, 2-24, 2-27, 2-32, 2-36
  - Idle cycles, 2-29, 2-33
  - Image file path, 2-25, 2-28, 2-32, 2-36
  - Maximum instructions, 2-25, 2-28, 2-33, 2-37
  - Memory image status, 2-25, 2-28, 2-32, 2-36
  - Number of processors, 2-22, 2-26, 2-29
  - ODT timing, 2-30, 2-35
  - Pipeline-Out of Order, 2-30, 2-34
  - Prefetch Byte Ordering, 2-27, 2-31, 2-35
  - Prefetch byte ordering, 2-24
  - Processor to disassemble, 2-23, 2-30, 2-34
  - Trace write address, 2-25, 2-27, 2-32, 2-36
  - Track radix of , 2-26, 2-29, 2-33, 2-37
- Microprocessor, specific clocking and how data is acquired, 2-6
- Mictor to CPU connections, 3-46
- Misc group, channel assignments, 3-20, 3-27, 3-35, 3-44
- MSB\_Address group, channel assignments, 3-21

## N

- Non-intrusive acquisition, 1-4
- Number of processors, 2-22, 2-26, 2-29

## O

- ODT group, channel assignments, 3-34, 3-42
- ODT timing, 2-30, 2-35
- Optional Display Selections, 2-22

## P

- P0\_Signals group, channel assignments, 3-34, 3-42

- P1\_Signals group, channel assignments, 3-35, 3-43
- P2\_Signals group, channel assignments, 3-43
- P3\_Signals group, channel assignments, 3-44
- P6434 probes, 1-10
- Phone number, Tektronix, x
- Pin assignment, AMP recommended, 3-46
- Pipeline-Out of Order, 2-30, 2-34
- Prefetch Byte Ordering, 2-24, 2-27, 2-31, 2-35
- Processor to disassemble, 2-23, 2-30, 2-34
- Product support, contact information, x

## R

- Reference memory, 2-39
- Reset, target system hardware, 1-3
- Restrictions, 1-3
- Retrieving control flow information, 2-40

## S

- Service support, contact information, x
- Set up time, minimum, 4-1
- Setup and hold time adjustments, 1-4
- Setups
  - disassembler, 2-1
  - support, 2-1
- Signal Acquisition
  - 60X Bus mode, 2-10
  - MPC7410\_ALT, 2-14
  - MPC7410\_QD, 2-14
  - MPX Bus mode, 2-12
- Software display format, 2-18
- Special characters displayed, 2-14
- Specifications
  - channel assignments, 3-15
  - electrical, 4-1
  - I/O Voltage level difference, 4-1
- Subroutine display format, 2-20
- support, setup, 2-1
- support setup, 2-1
- Symbol table for MPC7410 support
  - Control channel group, 3-1
  - T\_Size channel group, 3-4
  - Transfer channel group, 3-2
- Symbol table for MPC7410\_ALT support
  - Control channel group, 3-8
  - T\_Size channel group, 3-10
  - Transfer channel group, 3-9
- Symbol table for MPC7410\_QD support
  - Control channel group, 3-11
  - T\_Size channel group, 3-14

- Transfer channel group, 3-12
- Symbol table for MPC7450 support
  - Control channel group, 3-4
  - T\_Size channel group, 3-7
  - Transfer channel group, 3-6
- system file, demonstration, 2-39

## T

- T\_Size group
  - channel assignments, 3-20, 3-27, 3-33, 3-41
  - symbol table for MPC7410 support, 3-4
  - symbol table for MPC7410\_ALT support, 3-10
  - symbol table for MPC7410\_QD support, 3-14
  - symbol table for MPC7450 support, 3-7
- Target system hardware reset, 1-3
- Target system, hardware Reset, 1-3
- Technical support, contact information, x
- Tektronix, contacting, x
- Terminology, ix
- Timing Display Format, 1-5
  - MPC7410, 1-5
  - MPC7410\_ALT, 1-6
  - MPC7410\_QD, 1-7
  - MPC7450, 1-6
- Trace write address, 2-25, 2-27, 2-32, 2-36

- Track radix of, 2-26, 2-29, 2-33, 2-37
- Transfer group
  - channel assignments, 3-19, 3-26, 3-33, 3-41
  - symbol table for MPC7410 support, 3-2
  - symbol table for MPC7410\_ALT support, 3-9
  - symbol table for MPC7410\_QD support, 3-12
  - symbol table for MPC7450 support, 3-6

## U

- URL, Tektronix, x

## V

- Viewing cache activity, 2-40
  - Configuring the logic analyzer, 2-42
  - Generating an S-record file, 2-41
  - Retrieving control flow information, 2-40
- Viewing disassembled data, 2-14
- Viewing Instruction Cache Activity, 1-5

## W

- Web site address, Tektronix, x